

Prime Computer Logic Diagrams

SYSTEM OPTION CONTROLLER

W.W./E.V.

LOGIC DIAG.

LDSI627

TABLE OF CONTENTS

SYSTEM OPTION CONTROLLER

W.W./E.V.

LOGIC DIAG.

LDSI627

SECTION I

A. General Description I-01
B. Programming I-04
C. ASLC/SSLC Fctn Codes I-15
D. BP10C as PT+ P Fctn Codes I-16
E. LFC, PIC and WDT Fctn Codes I-17
F. Register Control Words. I-18

SECTION II Gould-Versatec-SOC Specs

A. General. II-01
B. Versatec - SOC Instruction Set II-03
C. Gould - SOC Instruction Set II-09
D. Programming Sequences. II-11

SECTION III SOC Directory (W.W.) III-01

A. Revision Status (K). III-02
B. Dip ALLO Charts III-35
C. Connector List (W.W.). III-38
D. Device Address Configuration III-44

SECTION IV SOC Directory (E.V.)

A. Revision Status (C). IV-02
B. Dip ALLO Charts IV-35
C. Connector List (E.V.). IV-38
D. SOC Options IV-39
E. Device Address Configuration (E.V.) IV-42
F. SOC Assembly (E.V.) IV-43

SECTION V Cables V-01

BOMS V.-09

DWG. NO.	DATE	REV.
LDSI627	03-1676	A

LTR	DATE	REVISION	DR.	CK
-----	------	----------	-----	----

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

1.0

GENERAL DESCRIPTION

The SOC is intended to perform the functions of the Option A plus several new ones. The board will contain:

1. Asynchronous Serial Line Control on one of four multiplexed lines with independent transmit/receive. This will interface the system console device (ASR, CRT,...) and the other serial EIA peripheral devices we now offer.
2. Synchronous Serial Line Control on one of four multiplexed lines.
3. Two sixteen-bit (or optionally eight-bit byte packed) half duplex Buffered Parallel Input/Output Channels. These will interface our paper tape (reader and punch) peripherals and some of the other parallel TTL peripheral devices we now offer.
4. The ability to have any or all of the above options use DMA/C with programmable channel address.
5. A line frequency clock.
6. A programmable interval clock with a resolution of 3.2 usec or 102.4 usec (under program control).
7. A Watch-Dog Timer.

Each of these components is described in a separate section.

2.0

APPLICABLE DOCUMENTS

PRIME I/O Bus Specification PE-T-42
 PRIME 200 CPU Specification

3.0

OPERATING CHARACTERISTICS

The SOC consists of four controllers which share the standard I/O interface. The various controllers can be operated independently of each other. They are all operable in PIO mode for the transfer of control and status information and for the transfer of data. PIO mode includes interrupt control (vectored or standard) with programmable interrupt vectors.

The implementation of interrupt control is such that any interrupt that occurs will hold off its own and all other interrupts from SOC until the interrupt has been acknowledged (CAI).

MATERIAL	DWN	PRIME COMPUTER INC. NATICK, MASS.					
	CHK						
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES -DIMENSIONS ARE IN INCHES -TOLERANCES*	ENG.	SYSTEM OPTION CONTROLLER (SOC) FUNCTIONAL SPECIFICATION					
	APPRD						
xx ±.02	xxx ±.006	ANGLES ± 1/2°	USED ON	SCALE	SIZE	DWG. NO.	REV
			NEXT ASSY	SHEET 1 OF 48		SPC1831	2

I-01	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 2 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

The three peripheral controllers (excluding the clock) may transfer data via DMA/C.

The DMA/C control section samples each controller to determine whether there is a pending request. Upon detecting a request, the control section activates the standard DMA/C I/O control section on behalf of the requesting controller. At the end of the transfer, the control continues its scan. The sample rate is 5 MHZ. This means that the SOC can never use the I/O bus for two consecutive DMA/C transfers.

3.1 Asynchronous Serial Line Controller (ASLC)

The ASLC can be used to interface to asynchronous serial communications line operating to 9.6 KB (Kilo-Baud). The detailed format of the information and the particular operating speed are under program control and may be independently specified for receive mode and transmit mode.

The ASLC consists of two control sections (one for receive and one for transmit) and a line interface. The line interface can be connected to up to four asynchronous serial communications lines or up to four local peripheral devices if the devices follow the serial communications discipline implemented. Since there is only one control section for each direction of information flow, only one communications line or one local peripheral may be operating at a given time in a given direction. However, since the line selected is under program control, several lines or devices may be connected and used in a serial fashion. Thus, one could print a line on a serial printer and then punch a card on a serial card punch or simultaneously read a card and print a line.

The software can select the following parameters for the data format independently for receive data and transmit data:

1. character length - 5, 6, 7 or 8 bits
2. number of stop bits - 1 or 2 (1-1/2 for character length of 5)
3. parity - even or odd or none

The bit rate (baud) which is programmable, is provided by a clock operating at sixteen times the desired rate.

In addition to the data transfer lines, there are additional signals which can be controlled and sampled to facilitate interfacing the ASLC to a communications line or a peripheral device. The signals might be used for clear to send or data terminal ready.

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 3 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

There are four signals (one from each line) which can be sampled and there are four signals (one for each line) which can be controlled. Two of these are controlled by the receive section and two by the transmit section.

The line discipline implemented is EIA compatible RS 232-C for all data and control signals. In addition each of the transmit data lines is provided with 20 ma current loop capability and receive line 1 is provided with the same current loop capability.

The lines are arranged so that receive line 1 and transmit line 1 can be used by a TTY as the system console.

Both the receive and transmit control sections may be operated in programmed I/O mode and interrupt mode. In interrupt mode there is one programmable interrupt vector location for each control section.

When DMA/C is used (see 3.4), each of the control sections is provided with one channel.

3.2 Synchronous Serial Line Controller (SSLC)

The SSLC can be used to interface to a synchronous serial communications line operating to 19.2 KB* (Kilo-Baud). The detailed format of the information and the particular operating speed are under program control and may be independently specified for receive mode and transmit mode.

The control section of the SSLC is identical to that described for the ASLC (see section 3.1) except that stop bits are not used and the method of clocking differs. The SSLC is usually operated with an externally provided modem clock at the desired baud. The SSLC is also provided with an internal clock for test purposes.

The receive section of the SSLC is provided with the capability to enter a "Search for Sync" mode of operation. In this mode the SSLC will search for a match between an incoming bit stream and a programmed sync character. The SSLC will search for two consecutive sync characters and then strip all succeeding lead sync characters. Once the message (one non-sync character) is begun, the SSLC will leave search for sync mode and faithfully provide all characters.

There are a total of two control sections, either of which may be operated in an asynchronous mode or a synchronous mode. Thus, the addition of the synchronous capability does not increase either the total number of lines that can be controlled (four receive and four transmit) nor the number of lines that can simultaneously be operated (one receive and one transmit).

*See Appendix A

I-02	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 4 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.	
3.3		<u>Buffered Parallel Input/Output Channel (BPIOC)</u>			
		The SOC is provided with one or two BPIOC's. Each BPIOC can operate as an eight-bit, eight-bit byte packed, or sixteen-bit half-duplex channel. The byte-packing is program selectable.			
		Each BPIOC can use up to 16 data lines and 6 control lines. The control lines can be levels or pulses of either polarity.			
		The SOC is normally provided with the BPIOC configured to perform a particular function: a) interface to a Paper Tape Reader (PTR); b) interface to a Paper Tape Punch (PTP); c) general purpose interface with a hand shake interface (see 4.3 for details).			
3.3.1		<u>PTR</u>			
		When the BPIOC is used to provide an interface to a Remex Paper Tape Reader, data are input a byte at a time. In normal mode (full-word) the left byte is set to a 0 and the data inserted in the right byte. In byte-pack mode, the first datum appears in the left byte and the second is in the right byte. The PTR interface uses positive true (+T) data and negative true control signals (-T).			
3.3.2		<u>PTP</u>			
		The BPIOC, when used to provide an interface to a Remex Paper Tape Punch, outputs data a byte at a time. In normal mode (full-word), the <u>right</u> byte is the one transferred. In byte-pack mode, the <u>first</u> byte is the left byte followed by the right byte. Data is +T and the control signals are +T.			
3.3.3		<u>BPIOC</u>			
		When the BPIOC is used as a general purpose interface, the transfer of data is determined by the user. Data may flow a byte at a time or a 16-bit word at a time. The data is +T and the control signals are -T.			
3.3.3.1		<u>Byte Transfer</u>			
		The BPIOC will input a single byte and right justify it with 0's on the left. When performing byte-packing, the first byte is left justified and the second byte inserted on the right prior to transfer to the CPU.			
		In output mode, a single byte will be transferred from the right (the left byte is ignored). When in byte-pack mode, the left byte is transferred first followed by the right byte.			
		Each BPIOC may be independently operated in the programmed I/O mode, interrupt mode, or DMA/C mode.			
	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 5 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.	
3.4		<u>DMA/C - Programmable Channel Address</u>			
		This feature provides four programmable DMA/C channel address registers (CAR) and the control logic for the ASLC (SSLC) and the BPIOC('s) to operate via DMA/C. Each CAR can be independently programmed; one is for the receive section of the ASLC/SSLC; one for the transmit section; and one for each BPIOC.			
		The DMA/C may be enabled under program control for each option. Data transfers will continue on each of the enabled sections (up to four simultaneously) until the CPU informs the channel that an end of range (EOR) has occurred. The particular option that gets EOR will cease DMA/C data transfers and will interrupt the CPU. Meanwhile, the remaining options will continue their data transfers.			
3.5		<u>Line-Frequency Clock</u>			
		The line-frequency clock will operate at 60 or 50 cps. When enabled, each cycle of the line-voltage will result in a memory cell being incremented. The particular cell used is programmable. When the value of the cell is incremented from -1 to 0, an interrupt will be generated. There is also a provision for an externally provided clock to be used for the memory increment. The LFC uses super-hi priority interrupts for the memory increment.			
3.6		<u>Programmable Interval Clock (PIC)</u>			
		The PIC can be programmed to time an interval of up to 200 msec with a resolution of 3.2 usec or 6.7 sec with a resolution of 102.4 usec. The current value of the PIC is available to the program. When the interval has ended, the PIC can be programmed to use the line-frequency memory increment or to cause an interrupt or both. The interrupt vector is identical to that used by the line-frequency clock and is differentiated from it by a sense instruction (see section 4.4).			
	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 6 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

3.7 Watch-Dog Timer (WDT)

The WDT is provided with the ability to perform a system reset function (similar to depressing the control panel Master Clear switch) followed by an auto-restart/auto-load. The WDT can also provide an isolated contact closure which can be used to signal the external world.

The WDT will perform the above functions in one of two cases: 1) A period of 50 msec during which the program has failed to acknowledge the WDT (time-out); 2) The occurrence of a loss of power.

The system reset at the end of the time-out is under program control. In either case, the system reset can be externally initiated by connection of a contact closure to the WDT.

The WDT is provided with four external lines. Two of these signal a time-out and the other two are used to initiate a system reset/auto-load.

4.0 PROGRAMMING

4.1 ASLC

The ASLC has two distinct operating modes. The first mode is the "Compatible" mode of operation and is entered with a system reset, OCP initialize ('17), OCP set to Input Mode ('00), and OCP set to Output Mode ('01).

While in this mode of operation, the receive and transmit portions can only be operated one at a time. The ASLC is placed in "echo-plex" mode. The half which is not enabled does not function. Thus if in "Compatible-Input" mode, an OTA data ('00) will never succeed. In addition, only the enabled half can generate interrupts or DMA/C data transfers. The interrupt vector used will be the receive vector in "Compatible-Input" mode and the transmit vector in "Compatible-Output" mode.

The ASLC has one interrupt mask in the "Compatible" mode which may be set [OCP set mask ('15)] or reset [OCP reset mask ('16)] under program control.

The ASLC may also be used with both receive and transmit enabled [OCP enable Input and Output ('12)]. This command also takes the ASLC out of the diagnostic mode.

In this mode, receive and transmit are independent. The interrupt masks and DMA/C enable are separate. The receive mask may be enabled or disabled and DMA/C may be enabled or disabled. Similarly for the transmitter.

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 7 OF 48		SPC1831	A

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

In addition to these controls, there are two control registers (CR) for receive and two for transmit. They are organized as follows:

Control Register 1

Bits 1 + 2: Control Bits 1 and 2. For receive, these are provided on lines 1 and 2. For transmit, these are provided on lines 3 and 4.

Bits 3 + 4: Port Select - 1 of 4

Bits 5-16: Clock Speed. The value is calculated using:

$$N = 4096 \times \frac{16}{5} \times CS \times 10^{-6}$$

where N is the 12 bit speed select. For the ASLC, CS is 16 X Baud. For the SSLC, CS is Baud (see 5.2.1.1 for common rates).

Control Register 2

Bit 1: Must be zero (MBZ)

Bit 2: Number of stop bits - a 0 sets 1 stop bit; a 1 sets 2 stop bits. (1-1/2 for 5-bit characters)

Bits 3 + 4: Character length as follows:

00	5 bits
10	6 bits
01	7 bits
11	8 bits

Bit 5: Parity inhibit - the parity bit when enabled is added to the number selected by bits 3 and 4.

Bit 6: Select even parity (a 0 selects odd parity)

Bits 7-16: MBZ

The control registers are available to the program for reading (see 4.1.4). However, following an Initialize (OCP '17, OCP '00, OCP '01, and Master Clear), the value read is not correct (This is due to the characteristics of the Registers used to contain the information). The value used to determine line parameters are, however, correct as specified in section 4.1.4.1. A sense instruction has been added which provides information as to the validity of the registers read. The registers read become valid once changed by the program.

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 8 OF 48		SPC1831	A

LTR	DATE	REVISION	DR.	CK.	
<p>The ASLC is initialized into "Echo-plex" mode. It may be operated in "Full-Duplex" mode under software control.</p> <p>The ASLC can be operated in Diagnostic mode where the transmitter is looped back to the receiver.</p>					
4.1.1	<u>ASLC Command Description</u>				
The standard device address of the ASLC is '04.					
4.1.2	<u>OCP Instructions</u>				
4.1.2.1	<u>OCP '0004</u>				
This will set the ASLC into "Compatible-Input" mode. Thus the ASLC will respond ready (PIO, Interrupt or DMA/C) only when a character is received.					
This instruction also resets both the Input and Output port select so that Port 1 is selected and resets the clock speed so that 110 baud is selected. Also, two stop bits, 8 bit character length and parity disabled are selected.					
4.1.2.2	<u>OCP '0104</u>				
This will set the ASLC into "Compatible-Output" mode. The ASLC will only respond ready when a character has been transmitted. As the ASLC transmitter is double buffered, the time between the first two characters of a message will correspond to several clock periods and not a full character time. This instruction performs the same resets that OCP '0004 does.					
4.1.2.3	<u>OCP '0204</u>				
Set Receive Interrupt Mask.					
4.1.2.4	<u>OCP '0304</u>				
Enable Receive DMA/C operation. This flag is automatically reset when Receive End of Range is detected.					
4.1.2.5	<u>OCP '0404</u>				
Reset Receive Interrupt Mask and Reset Receive DMA/C.					
4.1.2.6	<u>OCP '0504</u>				
Set Transmit Interrupt Mask.					
USED ON		SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY		SHEET 9 OF 48		SPC1831	A

LTR	DATE	REVISION	DR.	CK.		
4.1.2.7	<u>OCP '0604</u>					
Enable Transmit DMA/C operation. This flag is automatically reset when Transmit End-of-Range is detected.						
4.1.2.8	<u>OCP '0704</u>					
Reset Transmit Interrupt Mask and Reset Transmit DMA/C.						
4.1.2.9	<u>OCP '1004</u>					
Enable Input and Output "Full-Duplex". This takes the ASLC out of "Echo-plex" mode and puts it into "Full-Duplex" mode (see 4.1.2.10).						
4.1.2.10	<u>OCP '1104</u>					
This instruction is used in Diagnostic mode to provide an oscilloscope synchronizing pulse.						
4.1.2.11	<u>OCP '1204</u>					
Enable Input and Output "Echo-plex". This takes the ASLC out of "Compatible" mode and allows independent receive and transmit operations. This also takes the ASLC out of Diagnostic mode.						
4.1.2.12	<u>OCP '1304</u>					
Set Diagnostic Mode. This enables the output of the transmit section to be looped back to the receive section.						
4.1.2.13	<u>OCP '1504</u>					
Set Interrupt Mask. This is a "Compatible" mode instruction and causes both the receive and transmit interrupt masks to be set.						
4.1.2.14	<u>OCP '1604</u>					
Reset Interrupt Mask. This instruction resets both the receive and transmit interrupt masks.						
4.1.2.15	<u>OCP '1704</u>					
Initialize. This sets "Compatible-Input" mode (see 4.1.2.1) and resets all interrupt masks and all DMA/C enables.						
I-05		USED ON	SCALE	SIZE	DWG. NO.	REV.
		NEXT ASSY	SHEET 10 OF 48		SPC1831	

LTR	DATE	REVISION	DR.	CK.
4.1.3		<u>SKS Instructions</u>		
4.1.3.1		<u>SKS '0004</u>		
		Skip if Ready		
		This instruction tests ready if:		
		- Compatible Input Mode and Character Received		
		- Compatible Output Mode and Transmitter Ready for reset character		
		- Input and Output Mode and either of the above		
4.1.3.2		<u>SKS '0104</u>		
		Skip if Not Busy		
		This instruction tests ready if:		
		- Compatible Input Mode and no character being received		
		- Compatible Output Mode and no character being transmitted		
		- Input and Output Mode and neither of the above		
4.1.3.3		<u>SKS '0204</u>		
		Skip if Receiver not Interrupting		
4.1.3.4		<u>SKS '0304</u>		
		Skip if Control Registers Read are Valid		
		This tests false following Master Clear OCP Input ('00), OCP Output ('01) and OCP Initialize ('17). This is set by an OTA Receive Control Register 1 ('04).		
4.1.3.5		<u>SKS '0404</u>		
		Skip if neither Receiver nor Transmitter Interrupting		
4.1.3.6		<u>SKS '0504</u>		
		Skip if Transmitter not Interrupting		
4.1.3.7		<u>SKS '0604</u>		
		Skip if Transmitter Ready for next character and not Compatible Input Mode.		
	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 11 OF 48		SPC1831
				REV. A

LTR	DATE	REVISION	DR.	CK.
4.1.3.8		<u>SKS '0704</u>		
		Skip if Receiver Ready (character received) and not Compatible Output Mode.		
4.1.3.9		<u>SKS '1104</u>		
		Skip if Input Bit 1 is Marking (+12v). An open line is treated as a space.		
4.1.3.10		<u>SKS '1204</u>		
		Skip if Input Bit 2 is Marking		
4.1.3.11		<u>SKS '1304</u>		
		Skip if Input Bit 3 is Marking		
4.1.3.12		<u>SKS '1404</u>		
		Skip if Input Bit 4 is Marking		
4.1.3.13		<u>SKS '1504</u>		
		Skip if Parity Error		
		This happens if the received character has incorrect parity.		
4.1.3.14		<u>SKS '1604</u>		
		Skip if Overrun Error on Receive		
		This happens if a second character is completed prior to the first being taken by an INA.		
4.1.3.15		<u>SKS '1704</u>		
		Skip if Framing Error		
		This happens if there is no stop bit where one is expected.		
		The three error conditions ('15, '16, '17) are accumulated on a message basis. Thus, they are reset by a Load Receive Control Register 1 instruction.		
4.1.4		<u>INA Instructions</u>		
4.1.4.1		<u>INA '0004</u>		
		Input received character if the receiver is ready and the ASLC is not in "Compatible-Output" mode. The character is		
	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 12 OF 48		SPC1831
				REV. A

LTR	DATE	REVISION	DR.	CK.
		<p>in the right byte with the left byte set to 0. The character is "OR-ed" into the CPU A Register. The INA resets receive ready. The parity bit (if enabled) appears as the leftmost bit. Since only 8 bits are sent to the CPU, the 9th bit (8 bits and parity) is lost.</p>		
4.1.4.2		<u>INA '0404</u>		
		Input Receive Control Register 1 (see SKS '03 to determine if valid)		
4.1.4.3		<u>INA '0504</u>		
		Input Receive Control Register 2		
4.1.4.4		<u>INA '0604</u>		
		Input Transmit Control Register 1		
4.1.4.5		<u>INA '0704</u>		
		Input Transmit Control Register 2		
4.1.4.6		<u>INA '1004</u>		
		Same as INA '0004 except that CPU A register is set to 0 prior to Input.		
4.1.4.7		<u>INA '1104</u>		
		Input ID. This instruction is always ready. The ID of the ASLC is '104.		
4.1.4.8		<u>INA '1404</u>		
		Input Receive DMA/C channel address		
4.1.4.9		<u>INA '1504</u>		
		Input Transmit DMA/C channel address		
4.1.4.10		<u>INA '1604</u>		
		Input Receive Interrupt Vector		
4.1.4.11		<u>INA '1704</u>		
		Input Transmit Interrupt Vector		
	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 13 OF 48		SPC1831
				REV. A

LTR	DATE	REVISION	DR.	CK.
4.1.5		<u>OTA Instructions</u>		
4.1.5.1		<u>OTA '0004</u>		
		Output character to be transmitted if the transmitter is ready and the ASLC is not in "Compatible-Input" mode. The character is taken from the right byte and is right justified. The OTA resets transmit ready.		
4.1.5.2		<u>OTA '0404</u>		
		Output Receive Control Register 1		
4.1.5.3		<u>OTA '0504</u>		
		Output Receive Control Register 2		
4.1.5.4		<u>OTA '0604</u>		
		Output Transmit Control Register 1		
4.1.5.5		<u>OTA '0704</u>		
		Output Transmit Control Register 2		
4.1.5.6		<u>OTA '1404</u>		
		Output Receive DMA/C channel address. The format is as follows:		
		<pre> Bit 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 _____ _ _ _ 0 _____ _ _ _ 1 _____ _ _ _ 1 if DMC _____ _ _ _ Channel Address _____ _ _ _ </pre>		
4.1.5.7		<u>OTA '1504</u>		
		Output Transmit DMA/C channel address. The format is as follows:		
		<pre> Bit 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 _____ _ _ _ 0 _____ _ _ _ 1 _____ _ _ _ 1 if DMC _____ _ _ _ Channel Address _____ _ _ _ </pre>		
	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 14 OF 48		SPC1831
				REV. A

LTR	DATE	REVISION	DR.	CK.
4.1.5.8		OTA '1604		
		Output Receive Interrupt Vector. Bits 1-4 must be 0.		
4.1.5.9		OTA '1704		
		Output Transmit Interrupt Vector. Bits 1-4 must be 0.		
4.1.6		<u>Interrupts</u>		
		Interrupts are generated in two situations. When either the receive or transmit section is in PIO mode (not DMA/C), the occurrence of the ready condition in conjunction with the interrupt mask results in an interrupt. In DMA/C mode, the occurrence of the ready condition results in a DMA/C request being generated. When DMA/C End of Range is detected, PIO mode is entered and the ready condition is forced on. This results in an interrupt being generated.		
4.2		<u>SSLC</u>		
		The SSLC includes all the functions of the ASLC. However, one new command is implemented which enables "Search for Sync", and new bits are added to Control Registers 2.		
		Search for Sync mode is entered by resetting the receiver (OCP '404), setting the interrupt mask and DMA/C if desired, setting the Sync character (see below), and issuing the enter Search for Sync mode instruction (OCP '14). The receiver begins comparing the input bit stream with the desired Sync character. When a match is detected, the receiver examines the next character to see if it is also a Sync character. If it is not, the receiver once again enters its bit stream comparison mode. When the second character is a Sync, the receiver continues ignoring all successive Sync's. When the first non-Sync character is received, the receiver leaves the Search for Sync mode and sets its ready condition so that the CPU can take the received character.		
		The SSLC can be operated in Diagnostic mode as the ASLC can. Also, the Diagnostic mode causes the SSLC to use the internal clocks instead of the external modem clocks.		
		<u>Control Register 2</u>		
		Bit 1: Sets Synchronous Mode		
		Bit 2: Number of stop bits (see ASLC). This must be 0 for Synchronous mode.		
	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 15 OF 48		SPC1831
				REV. A

LTR	DATE	REVISION	DR.	CK.
		Bit 3-8: Same as ASLC		
		Bits 9-16: Receive - Sync character Transmit - Fill character		
		The SSLC transmitter will place the Fill character on the line if the CPU does not provide a character when needed.		
4.2.1		<u>SSLC Command Description</u>		
		The standard device address of the SSLC is '04. Only those commands which are different from those of the ASLC are listed.		
4.2.2		<u>OCP Instructions</u>		
4.2.2.1		<u>OCP '1404</u>		
		Set Search for Sync mode		
4.2.3		<u>SKS Instructions</u>		
4.2.3.1		<u>SKS '1004</u>		
		Skip if not in Search for Sync mode		
4.3		<u>BPIOC</u>		
		The BPIOC section controls the 16 data lines and 6 control signals. The control signals are assigned so that three are Input and three are Output. The Input lines are as follows:		
		a. A device status line which may be sampled (SKS '01)		
		b. A device ready line		
		c. A device data strobe line		
		The Output lines are as follows:		
		a. A device enable line which comes from the control register (OTA '07)		
		b. A data strobe line for forward mode		
		c. A data strobe line for reverse mode		
	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 16 OF 48		SPC1831
				REV. A

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

The BPIOC can be set (via hardware) so that it is initialized in either the Input or the Output mode. In addition, there are 13 parameters that are hardware specified.

They are:

1. The polarity of the device readyline
2. The polarity of the device strobe line
3. The polarity of the device status line
4. The polarity of the device enable line
5. The polarity of the forward data strobe
6. The polarity of the reverse data strobe
7. Whether the data strobes are pulses or levels
8. Whether the data strobes are independent or not. One mode sets them so that both may occur simultaneously. Where the first is enabled by the forward/reverse flop and the second is enabled by the independent reverse flop. The other mode enables them with opposite polarities of the forward/reverse flop.
9. The edge of the device ready line to use
10. The edge of the device strobe line to use
11. The pulse width of the data strobes
12. The time between device strobe and the acceptance of data in Input mode and the time between data stable and data strobe in Output mode.
13. The time between the generation of device ready and the generation of data strobe in Input mode. The time between device strobe and data strobe in Output mode.

All of the Input control lines are pulled up via a 1K resistor to +5 and are received by Schmitt triggers. All Output control lines are driven by 7404's.


All Input data lines are pulled up via 1K resistors to +5 and all Output data lines are driven by 74 H01. See Appendix B for recommended circuit connection.

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 17 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

When the BPIOC is used in the Byte Pack mode, the most significant byte is dealt with first. On output, the left byte followed by the right byte are output. On input, the first byte received is placed in the right byte of the holding register. When the second byte is received, the first byte is transferred to the left byte of the data register and the new byte is placed in the right byte.

The Control Register has bits assigned as follows:



The BPIOC is available in three standard configurations: as a Paper Tape Reader (PTR); as a Paper Tape Punch (PTP); and as a BPIOC. For each of these configurations, the hardware parameters are pre-set. The following sections describe these configurations.

4.3.0.1 Paper Tape Reader


1. The Device Ready Line is -T.
2. The Device Strobe Line is connected to the Device Ready Line.
3. The Device Status Line is -T and indicates power on, unit available and tape ready.
4. The Device Enable Line is not used.
5. The Forward Data Strobe is -T.
6. The Reverse Data Strobe is -T.
7. The Data Strobes are pulses.
8. The Data Strobes are dependent (controlled by OCP FORWARD/REVERSE - one at a time).
9. The lead edge of Device Ready initiates the next Data Strobe (FWD or RVS).
10. The trail edge of Device Strobe is used to indicate that data is available.

*Set Input if Output is initial
Set Output if Input is initial

I-09	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 18 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

11. The Data Strokes are 3 usec pulses.
12. Data is accepted 200 nsec. following the trail edge of Device Strobe.
13. Data Strobe (FDS or RDS) occurs 1 msec following the lead edge of Device Ready.




4.3.0.2 Paper Tape Punch

1. The Device Ready Line is +T.
2. The Device Strobe is +T.
3. The Device Status is -T.
4. The Device Enable is not used.
5. The Forward Data Strobe is not used.
6. The Reverse Data Strobe is not used.
7. The Data Strobe is a pulse.
- 8.
9. The lead edge of the Device Ready Line is used.
10. The trail edge of the Device Strobe is used.
11. The Data Strobe is a 3 usec pulse.
12. There are 3 usec between Data Stable and Data Strobe.
13. There are 3 usec between Device Ready and Data Strobe.

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 19 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----



4.3.0.3 BPIOC

1. The Device Ready Line is -T.
2. The Device Strobe is -T.
3. The Device Status is -T.
4. The Device Enable is -T.
5. The Forward Data Strobe is -T.
6. The Reverse Data Strobe is -T.
7. The Data Strokes are levels (hand shake).
8. The Data Strokes are independent. Either one or both may be generated as follows:

Forward/Reverse Flop (OCP)	Independent Reverse (OTA)	Result
FWD (OCP 02)	OFF (0)	FDS
RVS (OCP 03)	OFF	none
FWD	ON (1)	FDS and RDS
RVS	ON	RDS


9. The lead edge of Device Ready allows operation.
10. Input: The lead edge of strobe says here's data. The trail edge says end of transfer.
Output: The lead edge of strobe says give me data. The trail edge says I've got it.
- 11.
12. Input: Data is taken 3 usec following the lead edge of Device Strobe.
Output: Data Strobe is generated 3 usec after data is put on the data lines.

I-10	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 20 OF 48		SPC1831	


13. 3 usec for both.

The BPIOC is initialized in Input mode.

Input



Output



4.3.1 BPIOC Command Description

The standard device addresses (XX) are as follows:

PTR	'01
PTP	'02
BPIOC #1	'30
BPIOC #2	'31

4.3.2 OCP Instructions

4.3.2.1 OCP '00XX

Start. This enables the BPIOC to transfer data, resets the data register, and resets the right-byte-next flag.

4.3.2.2 OCP '01XX

Stop. This prevents further data transfer. The BPIOC must be stopped prior to a direction switch and prior to a control register change.

4.3.2.3 OCP '02XX

Forward. This sets the forward/reverse flop.

4.3.2.4 OCP '03XX

Reverse. This resets the forward/reverse flop.

4.3.2.5 OCP '14XX

DMA/C. This enables DMA/C mode.

4.3.2.6 OCP '15XX

Set Interrupt Mask.

4.3.2.7 OCP '16XX

Reset Interrupt Mask.

4.3.2.8 OCP '17XX

Initialize. This sets Stop and Forward. This resets the data register, right-byte-next, Interrupt Mask, DMA/C enable, and the control register (non Byte-Pack, reset Independent Reverse and reset Device Enable). The BPIOC is initialized in Input mode.

4.3.3 SKS Instructions

4.3.3.1 SKS '00XX

Skip if Ready

This tests ready if:

- Input mode and a word has been received (2 bytes if byte pack)
- Output mode and the device has been given a word (2 bytes if byte pack)
- DMA/C End-of-Range has been received

4.3.3.2 SKS '01XX

Skip if device status line true.

4.3.3.3 SKS '02XX

Skip if right-byte-next flag is set.

4.3.3.4 SKS '04XX

Skip if BPIOC not interrupting. The BPIOC will interrupt, if it is ready, in PIO (non-DMA/C) mode and has its mask set.

LTR	DATE	REVISION	DR.	CK.																																																																																	
4.3.4		<u>INA Instructions</u>																																																																																			
4.3.4.1		<u>INA '00XX</u> Input data register if ready and Input mode and "OR" with A. The INA resets ready.																																																																																			
4.3.4.2		<u>INA '10XX</u> Same as INA '00 except that A is cleared prior to the operation.																																																																																			
4.3.4.3		<u>INA '11XX</u> Input ID. The ID of BPIOC(a) is ('101). The ID of BPIOC(b) is ('102).																																																																																			
4.3.4.4		<u>INA '14XX</u> Input DMA/C channel address.																																																																																			
4.3.4.5		<u>INA '16XX</u> Input Interrupt Vector																																																																																			
4.3.5		<u>OTA Instructions</u>																																																																																			
4.3.5.1		<u>OTA '00XX</u> Output A to data register if ready and Output mode. The OTA resets ready.																																																																																			
4.3.5.2		<u>OTA '10XX</u> Output Control Register																																																																																			
4.3.5.3		<u>OTA '14XX</u> Output DMA/C channel address. The format is as follows: <table border="0" style="margin-left: 40px;"> <tr> <td style="text-align: right;">Bit</td> <td style="text-align: center;">1</td> <td style="text-align: center;">2</td> <td style="text-align: center;">3</td> <td style="text-align: center;">4</td> <td style="text-align: center;">5</td> <td style="text-align: center;">6</td> <td style="text-align: center;">7</td> <td style="text-align: center;">8</td> <td style="text-align: center;">9</td> <td style="text-align: center;">10</td> <td style="text-align: center;">11</td> <td style="text-align: center;">12</td> <td style="text-align: center;">13</td> <td style="text-align: center;">14</td> <td style="text-align: center;">15</td> <td style="text-align: center;">16</td> </tr> <tr> <td style="text-align: right;">1 if Input Transfers</td> <td colspan="3" style="border-top: 1px solid black;"></td> <td style="border-top: 1px solid black;"></td> <td colspan="11" style="border-top: 1px solid black;"></td> </tr> <tr> <td style="text-align: right;">0</td> <td colspan="3" style="border-top: 1px solid black;"></td> <td style="border-top: 1px solid black;"></td> <td colspan="11" style="border-top: 1px solid black;"></td> </tr> <tr> <td style="text-align: right;">1 if DMC</td> <td colspan="3" style="border-top: 1px solid black;"></td> <td style="border-top: 1px solid black;"></td> <td colspan="11" style="border-top: 1px solid black;"></td> </tr> <tr> <td style="text-align: right;">Channel Address</td> <td colspan="15" style="border-top: 1px solid black;"></td> </tr> </table>	Bit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1 if Input Transfers																0																1 if DMC																Channel Address																	
Bit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16																																																																					
1 if Input Transfers																																																																																					
0																																																																																					
1 if DMC																																																																																					
Channel Address																																																																																					
4.3.5.4		<u>OTA '16XX</u> Output Interrupt Vector. Bits 1-4 must be 0.																																																																																			
USED ON		SCALE	SIZE	DWG. NO.	REV.																																																																																
NEXT ASSY		SHEET 23 OF 48		SPC 1831																																																																																	

LTR	DATE	REVISION	DR.	CK.	
4.4		<u>Line-Frequency Clock/PIC/WDT</u>			
4.4.1		<u>Line-Frequency Clock</u> The Line-Frequency clock can be controlled using the 60 or 50 Hz AC power line or an externally provided clock. Each period of the clock results in a programmable memory cell being incremented. When the value of memory cell changes from -1 to 0, an interrupt is generated if enabled. There is a Control Register which is described in section 4.4.4.			
4.4.2		<u>PIC</u> The PIC is a 16-bit counter which can be pre-set and read back. Its clock can be either 3.2 usec or 102.4 usec. The end of an interval can cause a memory increment or an interrupt or both.			
4.4.3		<u>WDT</u> The WDT should always be stopped when power is applied as system reset does not reset the internal registers.			
USED ON		SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY		SHEET 24 OF 48		SPC 1831	

I-12


When the WDT time-out occurs, a powerfail interrupt is generated prior to the system reset. Between powerfail and system reset (1 msec) a flag is available on the WDT to indicate that it is responsible. This flag is valid after auto restart/auto load until the WDT is stopped (OCP '07).

When the system reset is initiated by a contact closure, the WDT will continue to generate system resets until the closure is removed. This may result in multiple powerfail interrupts and multiple auto restart/auto loads.

The output contact closure provided in the event of a time-out can sustain 50 milliamperes at 25 volts, non-inductive. The contact is "closed" during normal operation. An error is signaled by a high impedance "open".

The system reset closure must provide 15 milliamperes at 5 volts for 100 usec.

4.4.4 Control Register



4.4.5 LFC, PIC and WDT Command Description

The standard device address of these three options is '20. As a result, the INA and OTA instructions never skip. The controller is always ready for INA and OTA.

4.4.6 OCP Instructions

4.4.6.1 OCP '0020

Start LFC and enable memory increment. This enables the memory increment function and acknowledges the previous memory increment and overflow interrupt.

4.4.6.2 OCP '0120

Acknowledge PIC interrupt

4.4.6.3 OCP '0220

Stop LFC and disable memory increment. This disables the memory increment function and acknowledges the previous memory increment overflow interrupt.

4.4.6.4 OCP '0420

Select Line Frequency for memory increment.

4.4.6.5 OCP '0520

Select external clock for memory increment. When both external clock and PIC are selected for memory increment, a diagnostic mode is enabled whereby any OTA to this controller results in a memory increment.

4.4.6.6 OCP '0620

Trigger WDT. This starts the 50 millisecond time-out if the WDT was stopped and restarts a new 50 millisecond time-out if the WDT was running.

4.4.6.7 OCP '0720

Stop WDT.

4.4.6.8 OCP '1520

Set Interrupt Mask

4.4.6.9 OCP '1620

Reset Interrupt Mask

4.4.6.10 OCP '1720

Initialize. This acts like a system reset. The following things happen:

I-13

LTR	DATE	REVISION	DR.	CK.
		- LFC stopped		
		- Line-Frequency selected for memory increment		
		- Memory increment overflow selected to generate interrupts		
		- Interrupt Mask reset		
		- PIC disabled (stopped)		
		- 3.2 usec clock selected		
		- PIC disabled from causing interrupts		
		- WDT disabled from allowing time-outs to generate system resets		
4.4.7		<u>SKS Instructions</u>		
4.4.7.1		<u>SKS '0020</u>		
		Skip if not interrupting		
4.4.7.2		<u>SKS '0220</u>		
		Skip if interrupt is not due to memory increment overflow (-1 to 0)		
4.4.7.3		<u>SKS '0520</u>		
		Skip if WDT timed out		
4.4.7.4		<u>SKS '0720</u>		
		Skip if WDT caused powerfail interrupt		
4.4.8		<u>INA Instructions</u>		
4.4.8.1		<u>INA '0220</u>		
		Input PIC clock register		
4.4.8.2		<u>INA '1120</u>		
		Input ID. The ID of this option is '120		
4.4.8.3		<u>INA '1220</u>		
		Input memory increment cell address		
	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 27 OF 48		SPC1831
				REV. A

LTR	DATE	REVISION	DR.	CK.
4.4.8.4		<u>INA '1320</u>		
		Input Interrupt Vector		
4.4.9		<u>OTA Instructions</u>		
4.4.9.1		<u>OTA '0220</u>		
		Set Interval Register. The number entered is the 2's complement of the number of counts prior to overflow. The PIC automatically sets itself up again so that consecutive intervals do not require the software to reset the interval register.		
4.4.9.2		<u>OTA '0720</u>		
		Load control register		
4.4.9.3		<u>OTA '1220</u>		
		Load address of memory cell to be incremented. Bits 1-4 must be 0.		
4.4.9.4		<u>OTA '1320</u>		
		Load Interrupt Vector. Bits 1-4 must be 0.		
5.0		<u>SUMMARY</u>		
5.1		<u>Command Summary</u>		
	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 28 OF 48		SPC1831
				REV. A

I-14

		LTR	DATE	REVISION	DR.	CK.
5.1.1 ASLC/SSLC						
Device Address = '04 ID = '104						
Op Fctn Code	OCP	SKS	INA	OTA		
00	Set to Input mode	Skip if Ready	Input Character and "OR" to A	Output Character		
01	Set to Output mode	Skip if Not Busy				
02	Set receive interrupt mask	Skip if receive not interrupting				
03	Set receive DMA/C	Skip if control registers valid				
04	Reset receive interrupt mask and DMA/C	Skip if not interrupting	Receive Control Register 1	Receive Control Register 1		
05	Set transmit interrupt mask	Skip if transmit not interrupting	Receive Control Register 2	Receive Control Register 2		
06	Set transmit DMA/C	Skip if ready to transmit	Transmit Control Register 1	Transmit Control Register 1		
07	Reset transmit interrupt mask and DMA/C	Skip if ready to receive	Transmit Control Register 2	Transmit Control Register 2		
10	Enable Input & Output and Set full-duplex mode	Skip if not Search for Sync	Input Character to A			
11	Diagnostic sync	Skip if Input* Bit 1 Marking	Input ID			
12	Enable Input + Output mode Reset full-duplex + Diagnostic mode	Skip if Input Bit 2 Marking				
13	Set Diagnostic mode	Skip if Input Bit 3 Marking				
USED ON		SCALE	SIZE	DWG. NO.	REV.	
NEXT ASSY		SHEET 29 OF 48		SPC 1831		

		LTR	DATE	REVISION	DR.	CK.
Op Fctn Code	OCP	SKS	INA	OTA		
14	Search for Sync	Skip if Input Bit 4 Marking	Receive DMA/C	Receive DMA/C Channel Address		
15	Set Interrupt Mask	Skip if Parity Error	Transmit DMA/C	Transmit DMA/C Channel Address		
16	Reset Interrupt Mask	Skip if Overrun Error	Receive Interrupt Vector	Receive Interrupt Vector		
17	Initial	Skip if Framing Error	Transmit Interrupt Vector	Transmit Interrupt Vector		
*OPEN = MARK = -12 SPACE = +12						
USED ON		SCALE	SIZE	DWG. NO.	REV.	
NEXT ASSY		SHEET 30 OF 48		SPC 1831		

		LTR	DATE	REVISION	DR.	CK.
5.1.2.1 <u>BPIOC as PTR</u>						
Device Address = '01						
ID = '101						
Fctn Code	Op Code	OCP	SKS	INA	OTA	
00	Start		Skip if Ready	Input Data Register + "OR" with A		
01	Stop		Skip if Power On			
02	Forward		Skip if Right Byte Next			
03	Reverse					
04			Skip if Not Interrupting			
05						
06						
07						
10				Input Data Register to A	Control Register	
11				Input ID		
12						
13						
14	Enable DMA/C			DMA/C Channel Address	DMA/C Channel Address	
15	Set Interrupt Mask					
16	Reset Interrupt Mask			Interrupt Vector	Interrupt Vector	
17	Initialize					
		USED ON	SCALE	SIZE	DWG. NO.	REV.
		NEXT ASSY	SHEET 31 OF 48		SPC 1831	

		LTR	DATE	REVISION	DR.	CK.
5.1.2.2 <u>BPIOC as PTP</u>						
Device Address = '02						
ID = '102						
Fctn Code	Op Code	OCP	SKS	INA	OTA	
00	Start		Skip if Ready		Output Data Register	
01	Stop		Skip if Power On			
02			Skip if Right Byte Next			
03						
04			Skip if Not Interrupting			
05						
06						
07						
10					Control Register	
11				Input ID		
12						
13						
14	Enable DMA/C			DMA/C Channel Address	DMA/C Channel Address	
15	Set Interrupt Mask					
16	Reset Interrupt Mask			Interrupt Vector	Interrupt Vector	
17	Initialize					
		USED ON	SCALE	SIZE	DWG. NO.	REV.
		NEXT ASSY	SHEET 32 OF 48		SPC 1831	

I-16

		LTR	DATE	REVISION	DR.	CK.
5.1.2 <u>BPIOC</u>						
Device Address = '30 '31						
ID = '101 '102						
Op Fctn Code	OCP	SKS	INA	OTA		
00	Start	Skip if Ready	Input Data Register + "OR" with A	Output Data Register		
01	Stop	Skip if Device Status				
02	Forward	Skip if Right Byte Next				
03	Reverse					
04		Skip if Not Interrupting				
05						
06						
07						
10			Input Data Register to A	Control Register		
11			Input ID			
12						
13						
14	Enable DMA/C		DMA/C Channel Address	DMA/C Channel Address		
15	Set Interrupt Mask					
16	Reset Interrupt Mask		Interrupt Vector	Interrupt Vector		
17	Initialize					
		USED ON	SCALE	SIZE	DWG. NO.	REV.
		NEXT ASSY	SHEET 33 of 48		SPC1831	A

		LTR	DATE	REVISION	DR.	CK.
5.1.3 <u>LFC, PIC and WDT</u>						
Device Address = '20						
ID = '120						
Op Fctn Code	OCP	SKS	INA	OTA		
00	Start	Skip if Not Interrupting				
01	Acknowledge PIC Interrupts					
02	Stop	Skip if Not Memory Increment Overflow	Input PIC Register	Load PIC Register		
03						
04	Select Line Frequency					
05	Select External Clock	Skip if WDT Time-out				
06	Start WDT					
07	Stop WDT	Skip if WDT caused SYSCL-		Load Control Register		
10						
11			Input ID			
12			Memory Increment Cell Number	Memory Increment Cell Number		
13			Interrupt Vector	Interrupt Vector		
14						
15	Set Interrupt Mask					
16	Reset Interrupt Mask					
17	Initialize					
I-17		USED ON	SCALE	SIZE	DWG. NO.	REV.
		NEXT ASSY	SHEET 34 OF 48		SPC1831	A

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

5.2 Control Register Summary

5.2.1 ASLC and SSLC

5.2.1.1 Receive Control Register 1

Bit	Interpretation
1	Control Bit Port 1
2	Control Bit Port 2
3	} Receive Port Select
4	
5	} Clock Speed (N)
6	
7	
8	
9	$N = 4096 \times \frac{16}{5} \times 16 \times 10^{-6} \times \text{Baud (for Async)}$
10	$N = 4096 \times \frac{16}{5} \times 10^{-6} \times \text{Baud (for Sync)}$
11	
12	
13	
14	
15	
16	

Baud	N	Baud	N
75	'17	1200	'373
110	'27	2400	'767
150	'37	4800	'1756
300	'76	9600	'3735
600	'175	19200	'7672

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 35 OF 48		SPC1831	A

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

5.2.1.2 Receive Control Register 2

Bit	Interpretation
1	Select Synchronous Receive (SSLC only)
2	Number of Stop Bits 0 = 1 stop 1 = 2 stop (1.5 for 5-bit)
3	} Character Length 00 = 5 bits 10 = 6 bits 01 = 7 bits 11 = 8 bits
4	
5	
5	Parity Inhibit 0 = enable parity check 1 = disable parity check
6	Select Even Parity 0 = odd 1 = even
7	0
8	0
9	} Sync Character (SSLC only)
10	
11	
12	
13	
14	
15	
16	

I-18	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 36 OF 48		SPC1831	A

LTR	DATE	REVISION	DR.	CK.
5.2.1.3 <u>Transmit Control Register 1</u>				
Bit	Interpretation			
1	Control Bit Port 3			
2	Control Bit Port 4			
3	} Transmit Port Select			
4				
5	} Clock Speed (N) (see 5.2.1.1)			
6	}			
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 37 OF 48		SPC1831	A

LTR	DATE	REVISION	DR.	CK.
5.2.1.4 <u>Transmit Control Register 2</u>				
Bit	Interpretation			
1	Select Synchronous Transmit (SSLC only)			
2	Number of Stop Bits 0 = 1 stop 1 = 2 stop (1.5 for 5-bit)			
3	} Character Length 00 = 5 bits 10 = 6 bits 01 = 7 bits 11 = 8 bits			
4				
5				
6	Select Even Parity 0 = odd 1 = even			
7	0			
8	0			
9	} Fill character for idle line (SSLC only)			
10	}			
11				
12				
13				
14				
15				
16				
USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 38 OF 48		SPC1831	A

I-19

		LTR	DATE	REVISION	DR.	CK.
5.2.2.1 BPIOC as PTR						
<hr/>						
Bit	Interpretation					
1	0					
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13	0					
14	Enable Byte-Packing					
15	0					
16	0					
<hr/>						
		USED ON	SCALE	SIZE	DWG. NO.	REV.
		NEXT ASSY	SHEET 39 OF 48		SPC 1831	

		LTR	DATE	REVISION	DR.	CK.
5.2.2.2 BPIOC as PTP						
<hr/>						
Bit	Interpretation					
1	0					
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13	0					
14	Enable Byte-Packing					
15	0					
16	0					
<hr/>						
		USED ON	SCALE	SIZE	DWG. NO.	REV.
I-20		NEXT ASSY	SHEET 40 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
5.2.2.3		BPIOC		
Bit	Interpretation			
1	0			
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13	Set to Output Mode			
14	Enable Byte-Packing			
15	Set Independent Reverse Flag			
16	Set Device Enable Flag			
USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 41 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
5.2.3		LFC, PIC, WDT		
Bit	Interpretation			
1	0			
2				
3				
4				
5				
6				
7				
8				
9				
10				
11	Enable PIC to generate MI (Memory Increment)			
12	Set PIC clock to 102.4 usec			
13	Enable MI overflow to generate interrupt			
14	Enable PIC to generate interrupt			
15	Start PIC			
16	Enable WDT timeout to generate system reset			
USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 42 OF 48		SPC1831	A

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

TABLE 3-1. EIA Serial Device Connections (Connector C)

NAME	CONN PIN
EIAC4+	CC-1 - EIA Control Output Bit 4
GND	CC-2
EIAC3+	CC-3 - EIA Control Output Bit 3
GND	CC-4
EIAC3+	CC-5 - EIA Control Output Bit 3
GND	CC-6
EIAC2+	CC-7 - EIA Control Output Bit 2
GND	CC-8
EIAC1+	CC-9 - EIA Control Output Bit 1
GND	CC-10
TXEIA3-	CC-11 - EIA Transmit Output Bit 3
GND	CC-12
TXEIA4-	CC-13 - EIA Transmit Output Bit 4
GND	CC-14
TXEIA1-	CC-15 - EIA Transmit Output Bit 1
GND	CC-16
TXEIA2-	CC-17 - EIA Transmit Output Bit 2
GND	CC-18
EIAC1+	CC-19 - EIA Control Output Bit 1
GND	CC-20
INBIT3-	CC-21 - EIA Control Input Bit 3
GND	CC-22
INBIT4-	CC-23 - EIA Control Input Bit 4
GND	CC-24
INBIT3-	CC-25 - EIA Control Input Bit 3
GND	CC-26
INBIT2-	CC-27 - EIA Control Input Bit 2
GND	CC-28
INBIT1-	CC-29 - EIA Control Input Bit 1
GND	CC-30
INBIT1-	CC-31 - EIA Control Input Bit 1
GND	CC-32
RXEIA1+	CC-33 - EIA Receive Input Bit 1
GND	CC-34
RXEIA2+	CC-35 - EIA Receive Input Bit 2
GND	CC-36
PREXCL+	CC-37 - Synchronous Clock Receive Input (EIA)
GND	CC-38
RXEIA3+	CC-39 - EIA Receive Input Bit 3
GND	CC-40
RXEIA4+	CC-41 - EIA Receive Input Bit 4
GND	CC-42
PTEXCL+	CC-43 - Synchronous Clock Transmit Input (EIA)
GND	CC-44

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

TABLE 3-2. Current Loop Serial Device and Clock Connection (Connector D)

NAME	CONN PIN
RXEIA1+	CD-1
GND	CD-2
CLIN+	CD-3
	CD-4
CLIN+	CD-5 - Current Loop Input +
	CD-6
CLIN-	CD-7 - Current Loop Input -
	CD-8
TXCL2-	CD-9 - Current Loop Transmit Output, Channel 2
	CD-10
TXCL1-	CD-11 - Current Loop Transmit Output, Channel 1
	CD-12
TXCL3-	CD-13 - Current Loop Transmit Output, Channel 3
	CD-14
TXCL4-	CD-15 - Current Loop Transmit Output, Channel 4
	CD-16
	CD-17
	CD-18
TXCLR2+	CD-19 - Current Loop Transmit Return, Channel 2
	CD-20
TXCLR1+	CD-21 - Current Loop Transmit Return, Channel 1
	CD-22
TXCLR3+	CD-23 - Current Loop Transmit Return, Channel 3
	CD-24
TXCLR4+	CD-25 - Current Loop Transmit Return, Channel 4
	CD-26
	CD-27
	CD-28
	CD-29
	CD-30
EXTCLK+	CD-31 - LFC External Clock Input, TTL Levels
GND	CD-32
SCOPE SY	CD-33
	CD-34
WDTTST	CD-35
	CD-36
WDTEXS-	CD-37
	CD-38
RETOUT-	CD-39
	CD-40
EXPFI-	CD-41
	CD-42
RETIN-	CD-43
	CD-44

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 43 OF 48		SPC 1831	

I-22	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 44 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
TABLE 3-3. Buffered Parallel I/O Channel No. 2 External Connections (Connector E)				
<u>NAME</u>	<u>CONN PIN</u>			
B20D01_	CE-1 - A Reg Bit 9	Word Mode: Right Byte Byte Mode: Connect here. Left byte is transmitted first.		
GND	CE-2			
B20D02+	CE-3 - A Reg Bit 10			
GND	CE-4			
B20D03+	CE-5 - A Reg Bit 11			
GND	CE-6			
B20D04+	CE-7 - A Reg Bit 12			
GND	CE-8			
B20D05+	CE-9 - A Reg Bit 13			
GND	CE-10			
B20D06+	CE-11 - A Reg Bit 14			
GND	CE-12			
B20D07+	CE-13 - A Reg Bit 15			
GND	CE-14			
B20D08+	CE-15 - A Reg Bit 16			
GND	CE-16			
B20D09+	CE-17 - A Reg Bit 1	Word Mode: Left Byte Byte Mode: Not Used		
GND	CE-18			
B20D10+	CE-19 - A Reg Bit 2			
GND	CE-20			
B20D11+	CE-21 - A Reg Bit 3			
GND	CE-22			
B20D12+	CE-23 - A Reg Bit 4			
GND	CE-24			
B20D13+	CE-25 - A Reg Bit 5			
GND	CE-26			
B20D14+	CE-27 - A Reg Bit 6			
GND	CE-28			
B20D15+	CE-29 - A Reg Bit 7			
GND	CE-30			
B20D16+	CE-31 - A Reg Bit 8			
GND	CE-32			
D2SKS	CE-33 - Device Status Input			
GND	CE-34			
D2MVF	CE-35 - Forward Data Strobe Output			
GND	CE-36			
D2RDY	CE-37 - Device Ready Input			
GND	CE-38			
D20TA	CE-39 - Device Enable Output			
GND	CE-40			
D2STRB	CE-41 - Device Data Strobe Input			
GND	CE-42			
D2MVR	CE-43 - Reverse Data Strobe Output			
GND	CE-44			
USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 45 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
TABLE 3-4. Buffered Parallel I/O Channel No. 1 External Connections (Connector F)				
<u>NAME</u>	<u>CONN PIN</u>			
B10D01+	CF-1 - A Reg Bit 9	Word Mode: Right Byte Byte Mode: Connect here. Left byte is transmitted first.		
GND	CF-2			
B10D02+	CF-3 - A Reg Bit 10			
GND	CF-4			
B10D03+	CF-5 - A Reg Bit 11			
GND	CF-6			
B10D04+	CF-7 - A Reg Bit 12			
GND	CF-8			
B10D05+	CF-9 - A Reg Bit 13			
GND	CF-10			
B10D06+	CF-11 - A Reg Bit 14			
GND	CF-12			
B10D07+	CF-13 - A Reg Bit 15			
GND	CF-14			
B10D08+	CF-15 - A Reg Bit 16			
GND	CF-16			
B10D09+	CF-17 - A Reg Bit 1	Word Mode: Left Byte Byte Mode: Not Used		
GND	CF-18			
B10D10+	CF-19 - A Reg Bit 2			
GND	CF-20			
B10D11+	CF-21 - A Reg Bit 3			
GND	CF-22			
B10D12+	CF-23 - A Reg Bit 4			
GND	CF-24			
B10D13+	CF-25 - A Reg Bit 5			
GND	CF-26			
B10D14+	CF-27 - A Reg Bit 6			
GND	CF-28			
B10D15+	CF-29 - A Reg Bit 7			
GND	CF-30			
B10D16+	CF-31 - A Reg Bit 8			
GND	CF-32			
DISKS	CF-33 - Device Status Input			
GND	CF-34			
D1MVF	CF-35 - Forward Data Strobe Output			
GND	CF-36			
D1RDY	CF-37 - Device Ready Input			
GND	CF-38			
D10TA	CF-39 - Device Enable Output			
GND	CF-40			
D1STRB	CF-41 - Device Data Strobe Input			
GND	CF-42			
B1MVR	CF-43 - Device Data Strobe Output			
GND	CF-44			
USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 46 OF 48		SPC 1831	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

APPENDIX A

With 100' of Belden type 8445/8456 cable there will be no more than 2% distortion at 19.2 KB

With 10' of Belden type 8445/8456 cable there will be no more than 2% distortion at 50 KB

These are computed as follows:

$$\text{distortion} = [(\text{cable length (ft)} \times \text{capacitance (pf/ft)} + 330\text{pf}) \times 400 \text{ ohm (effective impedance)} \times 10^{-6}] \times 100 / [1 \text{ bit time (in usec)}]$$

e.g. Belden type 8445 (5 conductor) cable is 20 pf/ft


$$\begin{aligned} \text{distortion} &= 100' \times 20 \times 400 \times 10^{-6} \times 100 / 50 \\ &= 80 / 50 \\ &= 1.6\% \end{aligned}$$

Driver is EIA 1488 with 330 pf slew control.

Receiver is EIA 1489.

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

APPENDIX B



- cable: #24 to #28 twisted pair
- 10' cable 200 ns settle time
 - 25' cable 500 ns settle time
 - 100' cable 2 us settle time

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 47 OF 48		SPC1831	A

I-24	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 48 OF 48		SPC 1831	

DATE: March 1, 1976
 TO: Programming and Engineering
 FROM: Richard Lupo
 SUBJECT: GOULD-VERSATEC-SOC PRODUCT SPECIFICATION

1.0 This document describes the PRIME Gould-Versatec printer/plotter controller and its programming requirements.

2.0 General Description (Controller)

The controller is a subset of the PRIME System Option Controller (SOC) board. It utilizes the buffered parallel in/out channels (BPIOC 1&2) of the SOC to transfer data, status, and control information to the Gould or Versatec device.

2.1 Operation (Ref. PRIME Manual Man 1944)

a). BPIOC1 is utilized to transfer data to the device buffer in both word and byte mode. With each data transfer, a clock pulse is generated to signal the device that data is present on its input lines. The device responds by requesting subsequent data (word or byte) via its data request line. Data is always transmitted from bits 1-8 of BPIOC1 regardless of data mode. If word mode is current, BPIOC1 data bits 9-16 are swapped with data bits 1-8, then the device is alerted to the data present at its input lines. When the transfer is complete, the device requests additional data which sets the BPIOC1 READY making it ready to accept subsequent data transfers. If byte mode is current, data is first transmitted from BPIOC1 data bits 1-8. When the device responds with a request for additional data, the data in bits 9-16 are swapped with bits 1-8 and then transmitted to the device. When the device responds to the second byte, the BPIOC1 READY is set making BPIOC1 ready to accept subsequent data transfers.

b). BPIOC2 is utilized to issue function commands to the device and input device status.

2.2 Status

Device status is present on BPIOC2 bits 9-12. When an input BPIOC2 command (INA) is issued, the data is swapped into BPIOC2 bits 1-4, then transmitted to the processor A register bits 1-4. Versatec status is defined

in Appendix A and Gould status is defined in Appendix B.

2.3 Function Commands

Each device has a set of function commands to initiate character imaging and paper movement functions. The specific command sets are specified in Appendix A (Versatec) or Appendix B (Gould).

2.4 Data Transfer - Data can be transferred to the system option controller utilizing programmed in/out mode (PIO), direct memory access mode (DMA) or direct memory channel mode (DMC). BPIOC1 is normally set to DMA mode for data transfers to the device and BPIOC2 is always set to PIO mode.

3.0 Programming Specification

Specific programming instructions for each SOC-device interface appear in Appendix A (Versatec) or B (Gould). With the exception of special programming sequences for each device interface, the programming of the BPIOC's (1&2) is as specified in PRIME Manual Man 1944. These exceptions are due to the lack of device response to status input instructions (INA) and the need for special handling of the issuance of certain command functions. To overcome these constraints, the instruction sequences specified in the applicable appendix (A or B) must be executed.

Appendix A

This Appendix describes the Versatec-Soc function commands, instruction set and programming requirements.

Contents: Section 1 Versatec Function Command Description
 Section 2 Versatec-Soc Instruction Set Description
 Section 3 Programming Sequences

1.0 Function Commands

Function commands can be transmitted to the device via BPIOC2 bits 13-16, or, in the case of devices with a 64 or 96 character ASCII printing set, they can be included in the data stream (print mode only). The device simultaneous print-plot control line is controlled by BPIOC2 control register bit 16. BPIOC2 is also utilized to determine if the device is returning a device ready status via the D2SKS status line.

The device requires that it be in a defined state prior to the execution of its command set. Therefore, the Ready status of the device must be tested prior to issuing commands.

Command Completion

The Versatec device responds to data and function commands via the device Ready line. Upon receipt of a function command or data, the device Ready returns a Not Ready (Busy) status. This status will return to the Ready state when the device is ready to accept new data or has successfully completed a paper motion or control command. This response can be sensed by testing the device Ready line, by testing the BPIOC1 Ready, which sets as a result of the device ready line's transition from Not Ready to Ready, or by enabling the BPIOC1 interrupt logic, which will result in an interrupt request when BPIOC1 Ready is set as in the previous case.

1.1 ASCII Function Codes (via BPIOC1 Data Register)

- 1 004 End of Transmission
- 2 014 Form Feed
- 3 012 Line Feed
- 4 015 Carriage Return

1.2 Code Descriptions

1.2.1 1 End of Transmission (EOTR):

Causes print cycle and paper advance of 8 inches, then stop if in roll mode, or continue advance to top of next page if in fan-fold mode. Do not use if in SPP mode.

1.2.2 2 Form Feed (FE):

Causes print cycle and paper advance of 2½ inches if in roll mode, or advance to top of next page if in fan-fold mode. Do not use if in SPP mode.

1.2.3 3 Line Feed (LF):

Causes print cycle and paper advance of one line except when-
 (a) Follows printing a full buffer. (b) Follows a Carriage Return which causes a print cycle.

1.2.4 4 Carriage Return (CR):

Causes print cycle and paper advance of one line, only if buffer has at least one character entered but is not full.

1.3 Function Commands (via BPIOC2 Data Register)

BPIOC2 Bits	13	14	15	16	
	0	0	0	1	Issue End of Transmission
	0	0	1	0	Issue Device Reset
	0	1	0	0	Issue Form Feed
	1	0	0	0	Issue Device Clear

Note: In NO case are control codes to be issued simultaneously.

1.4 Command Descriptions

1.4.1 End of Transmission (EOTR)

- A. Forces Write Cycle
- B. With Fan-Fold Operation causes paper to advance 8 inches then to top of next page.
- C. With Roll Operation causes paper to advance approximately 8 inches.

1.4.2 Device Reset (RESET)

Clears the device data buffer and resets control logic.

1.4.3 Form Feed (FF)

- A. Forces Write Cycle.
- B. With Fan-Fold Operation causes paper to advance to top of next page.
- C. With Roll Operation causes paper to advance approximately 2.5 inches.
- D. Do not use when in the print phase of simultaneous print/plot mode.

1.4.4 Device Clear (CLEAR)

Clears the device data register.

1.5 Function Commands (via BPIOC2 Control Register)

BPIOC2 Control Register Bit

16	
0	SPP Disabled
1	SPP Enabled

1.5.1 Command DescriptionSPP Disabled

Inhibits simultaneous printing and plotting of data.

SPP Enabled

Allows simultaneous printing and plotting of data when used in conjunction with the print/plot command as described in section 2.2b of this document.

2.0 VERSATEC SOC INSTRUCTION SET DESCRIPTION

The Versatec-Soc address of BPIOC1 is '33. The address of BPIOC2 is '34.

2.1 OCP Instructions2.1.1 OCP '0033, '0034

Start. This enables the BPIOC to transfer data, resets the data register, and resets the right-byte-next flag.

2.1.2 OCP '0133, '0134

Stop. This prevents further data transfer. The BPIOC must be stopped prior to a direction switch and prior to a control register change.

2.1.3 OCP '0233, '0234

Forward. This sets the forward/reverse flop. Issuing this command has the following results.

BPIOC1 - Enables data clocks to be sent to the device (PICK).

BPIOC2 - Enables BPIOC2 Ready to be set automatically after having been reset due to an output function command (OTA).

2.1.4 OCP '0333, '0334

Reverse. This resets the forward/reverse flop. Issuing this command has the following results.

BPIOC1 - Disables data clocks to the device.

BPIOC2 - Disables the automatic setting of BPIOC2 Ready.

2.1.5 OCP '1433

DMA/C. This enables BPIOC1's DMA/C mode.

2.1.6 OCP '1533, '1534

Set Interrupt Mask.

2.1.7 OCP '1633, '1634

Reset Interrupt Mask.

2.1.8 OCP '1733, '1734

Initialize. This sets Stop and Forward. This resets the data register, right-byte-next, Interrupt Mask, DMA/C enable, and the control register (initial of Input/Output) non Byte-pack, reset Independent Reverse and reset Device Enable.

2.2 SKS INSTRUCTIONS2.2.1 SKS '0033, '0034

Skip if BPIOC is ready for data transfer.

2.2.2 SKS '0133

Skip if device is on-line (power on).

2.2.3 SKS '134

Skip if device ready (power on, not busy moving paper or printing).

2.2.4 SKS '0433, '0434

Skip if BPIOC not interrupting. The BPIOC will request an interrupt, if it is ready, in PIO (non-DMA/C) mode and has its mask set.

2.3 INA INSTRUCTIONS

2.3.1 INA '34

Input device status if ready and input mode and "OR" with A. The INA resets ready.

2.3.2 INA '1034

Same as INA '0034 except that A is cleared prior to the operation. The status word returned is interpreted as follows:

Bit	1	2	3	4	5	16
1		Off-line	Not Ready	No Paper	Not Used	
0	Versatec	On-line	Ready			

Bit 1 always returns a "0" if a versatec device is attached to the controller.

Bit 2 defines the setting of the device on/off switch.

Bit 3 (if a "1") indicates the device is not ready, e.g., busy printing/plotting, moving paper or off-line.

Bit 4 (if a "1") indicates the device paper supply has been depleted.

2.3.3 INA '1133, '1134

Input ID. The ID of BPIOC(1) is ('101). The ID of BPIOC(2) is ('102).

2.3.4 INA '1433

Input DMA/C channel address.

2.3.5 INA '1633, '1634

Input interrupt vector.

2.4 OTA INSTRUCTIONS

2.4.1 OTA '0033, '0034

Output A to BPIOC data register if ready and output mode. The OTA resets BPIOC Ready.

2.4.2 OTA '1033, '1034

Output A to Control Register.

Versatec Device

BPIOC1 control register:

	Bit 13	Bit 14	Bit 15	Bit 16
1	Not used	Set to byte mode	———	Plot mode
0	Set to output mode	Set to word mode	———	Print mode

BPIOC2 control register:

	Bit 13	Bit 14	Bit 15	Bit 16
1	Set to input mode	Set to byte mode	———	Simultaneous Print-Plot
0	Set to output mode	Set to word mode	———	———

2.4.3 OTA '1433

Output DMA/C channel address. The format is as follows:

	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5 ← Bit 16
1	Input Transfer	———	1	DMA mode	Channel Address
0	Output Transfer	0	———	DMA mode	

2.4.4 OTA '1633, '1634

Output interrupt vector. The format is as follows:

	Bit 1 ←	Bit 4	Bit 5 ←	Bit 16
1	-	-	-	Interrupt Vector
0	0	0	0	

3.0 PROGRAMMING SEQUENCES

3.1 Device Status

Executing the following sequence will input the device status.

INA Device Status:

SB	BSS	1	Status Bin
STAT	DAC	**	Subr Entry Point
	OCP	'133	Disable BPIOCl Operation
	OCP	'134	Disable BPIOC2 Operation
	OCP	'234	Set BPIOC2 to Forward Mode (Enable Forward Data Strobe)
	LDA	='14	Set BPIOC2 to Input Mode & Byte Mode & Independent Forward Mode & Print Mode
	OTA	'1034	
	HLT	(or Error Exit)	
	OCP	'34	Enable BPIOC2 Operation
	INA	'1034	Clear A and Read Device Status Lines into A (via BPIOC2 data Register)
	HLT	(or Error Exit)	
	STA	SB	Save Device Status
	JMP*	STAT	Exit

3.2 Function Commands

Each device requires a set of explicit function (control) commands for device control, paper motion and data printing. To properly issue these commands the following instructions sequences must be executed:

3.2.1 Paper Motion and Print Commands

Prior to issuing the "Home", "Feed" or "Print Line" Command, the device "Busy" must be tested and verified false. When the device is issued a paper motion command, i.e., Feed or Home, it responds at the completion of paper motion to BPIOCl*. This response will set BPIOCl Ready. (See paragraph 1.0.) The setting of BPIOC2 Ready will cause an interrupt request if the BPIOC2 interrupt mask has been set. If the device is operated in an interrupt inhibited environment, completion can be tested with a skip if BPIOCl is not interrupting or skip if BPIOCl is ready instruction.

*via the device Ready Line

3.2.2 Device Control and Paper Motion Commands

BPIOC2 is used to issue control and paper motion commands to the Versatec device. BPIOCl is utilized to inform the program of command completion in an interrupt enabled environment. The Versatec device will also respond to ASCII control codes in the data stream. The specific modes of issuing these ASCII Codes are covered in paragraph 1.1.

The paper motion and control sequence is as follows:
(Note that this does not include the case of ASCII Control characters in the data stream.)

PMC	BSS	1	Command Bin
PMS	DAC	**	Subr Entry Point
	SKS	'134	Test for Versatec Ready
	JMP	*-1	Wait or Error Exit
	OCP	'133	Disable BPIOCl Operation
	OCP	'134	Disable BPIOC2 Operation
	OCP	'1533	Set BPIOCl Interrupt Mask (required if interrupt enabled)
	OCP	'33	Enable BPIOCl Operation
	OCP	'234	Set BPIOC2 to Enable Forward Data Strobe
	LDA	='0	Clear A
	OTA	'1034	Set BPIOC2 to Output Mode & Word Mode & Independent Word Mode & Print Mode
	JMP	*-1	
	OCP	'34	Enable BPIOC2 Operation
	LDA	PMC	Get Command From Bin
	OTA	'34	Issue Command
	HLT	(or Error Exit)	

Case 1: JMP* PMS Exit if Interrupts Enabled

With Interrupts Disabled:

Case 2: SKS '134 Test Device Ready Line
JMP Case 2 Wait for Device Ready
JMP* PMS Exit

Case 3: SKS '33 Test BPIOCl Ready
JMP Case 3 Wait for Device Response to
set BPIOCl Ready
JMP* PMS Exit

Case 4: SKS '433 Test BPIOCl Interrupt Request
Logic
JMP* PMS Exit when Device Response has
Set BPIOC2 Ready which will
result in an Interrupt Request
if the Mask is Set
JMP Case 3 Wait for Device Response

3.2.3 Print Line Command

BPIOCl is used to issue a print line command to the device. This command causes the device to print the current contents of its print or plot buffer and advance the paper one line (one scan line if plot mode, one character scan if print mode.)

The print line sequence is as follows:

PLS	DAC	**	Subr Entry
	OCP	'133	Disable BPIOCl Operation
	OCP	'1533	Set BPIOCl Interrupt Mask (required if interrupts enabled)
	OCP	'333	Inhibit Data Clock (disable forward data strobe)
	LDA	= '2	Set BPIOCl to Independent
	OTA	'1033	Reverse Mode (Enable Independent
	HLT	(or Error Exit)	Reverse Strobe) & Output Mode & Word Mode & Print Mode
	OCP	'33	Enable BPIOCl Operation
	OTA	'33	Issue Command
	HLT	(or Error Exit)	
Case 1:	JMP*	PLS	Exit if Interrupts Enabled
Case 2:	SKS	'134	Test Device Ready Line
	JMP	Case 2	Wait for Device Ready
Case 3:	JMP*	PLS	Exit
	SKS	'33	Test BPIOCl Ready
	JMP	Case 3	Wait for Device Response
	JMP*	PLS	to Set BPIOCl Ready
Case 4:	SKS	'433	Test BPIOCl Interrupt Request Logic
	JMP*	PLS	Exit when Device Response has Set BPIOCl Ready which will result in an Interrupt Request if the Mask is Set
	JMP	Case 4	Wait for Device Response

3.2.4 Simultaneous Print/Plot

The one remaining control mode for the Versatec Device is Simultaneous Print/Plot mode. In this mode the device will accept data destined for its print and plot buffers prior to imaging the data on paper. To successfully complete this sequence, data must be presented until the device print buffer is full or a line terminating character has been received (print line or ASCII 215). At that point, the device will become Not Ready (Busy) until the operating mode is changed from print to plot. Changing modes signals the device to return a Ready (Not Busy) status and to accept plot data until the buffer is full or a line terminating character (Print Line Only) has been received. Upon receipt of the print line or buffer full, the device will image one plot scan line of data. It should be noted that the alpha data (print) requires (depending on Versatec Device) between eight to twenty lines of scan data to image a complete character. Therefore, the print mode of

simultaneous print/plot (SPP) should not be re-entered until the alpha characters have been scanned. Another constraint of SPP mode is that the issuing of REOTR or RFFED or the ASCII code for End of Transmission (ASCII 004) or Form Feed (ASCII 014) are not valid when the print phase of SPP mode is current. In plot mode the REOTR signal will be accepted by the device. It must be stressed that the simultaneous print/plot mode requires completion of both phases of this mode and the proper data and control sequences (print then plot) must be adhered to for successful completion.

3.3 Data Transfers

Data transfers take place via BPIOCl. These transfers can be implemented in programmed input-output (PI/O) mode or direct memory access (DMA/C) mode with interrupts enabled or disabled. In all cases BPIOCl must be set to output mode, with byte or word mode selected, independent reverse data strobe disabled, forward data strobe enabled and print or plot mode selected.

The following sequences are examples of existing instructions used in test programs.

3.3.1 Versatec Device (Not Simultaneous Print/Plot)
PI/O Mode Data Transfer (Interrupts Disabled)

Case 1: Output a block of data.

VPIO	DAC	**	Subr Entry
	OCP	'133	Disable BPIOCl Operation
	OCP	'233	Enable Data Clock (Enable Forward Data Strobe)
	OCP	'33	Enable BPIOCl Operation
	LDA	'4/'1	Set BPIOCl to Output Mode & <u>Byte Mode</u> & Independent Forward Mode & <u>Print Mode/Plot Mode</u>
	LDA	'1/'4	Set BPIOCl to Output Mode & <u>Word Mode</u> & Independent Forward Mode & <u>Plot Mode/Print Mode</u>
	OTA	'1033	
	HLT	(or Error Exit)	
	LDA	VPIOP	Set up Data Pointer and Word Count
	STA	OP	
	LDA	VPIOC	
	STA	OC	
PIOD1	LDA*	OP	Get Data Word
	OTA	'33	Send it, if BPIOCl is Ready
	JMP	*-1	BPIOCl Not Ready. Wait for Device Ready to Set BPIOCl Ready
	IRS	OP	Increment Pointer
	IRS	OC	Decrement Count
	JMP	PIOD1	Continue
	JMP*	PIOD	Exit

3.3.2 Versatec Device (Not Simultaneous Print/Plot)
PI/O Mode Data Transfer (Interrupts Enabled)

Case 2: Output a word of data.

VPIO	DAC	**	Subr Entry
	OCP	'133	Disable BPIOCl Operation
	OCP	'233	Enable Data Clock (Enable Forward Data Strobe)

OCP	'1533	Set BPIOCl Interrupt Mask
OCP	'33	Enable BPIOCl Operation
LDA	'4/'1	Set BPIOCl to Output Mode & <u>Byte Mode</u> & Independent Forward Mode & <u>Print Mode/Plot Mode</u>
LDA	'1/'4	Set BPIOCl to Output Mode & <u>Word Mode</u> & Independent Forward Mode & <u>Plot Mode/Print Mode</u>
OTA	'1033	
HLT	(or Error Exit)	
LDA	Data Word	Get Data Word
OTA	'33	Send it
HLT	(or Error Exit)	
ENB		Enable Interrupts
JMP*	PIOD	Exit and Wait for Device Ready to Set BPIOCl Ready which will result in a BPIOCl interrupt request.

Versatec Device (Not Simultaneous Print/Plot)
DMA Mode Data Transfer (With Interrupts Enabled)

VDMA	DAC	**	Subr Entry
	OCP	'133	Disable BPIOCl Operation
	OCP	'233	Enable Data Clock (Enable Forward Data Strobe)
	OCP	'1433	Set BPIOCl to DMA/C Mode
	OCP	'1533	Set BPIOCl Interrupt Mask
	LDA	'4/'1	Set BPIOCl to Output Mode & <u>Byte Mode</u> & Independent Forward Mode & <u>Print Mode/Plot Mode</u>
	LDA	'1/'4	Set BPIOCl to Output Mode & <u>Word Mode</u> & Independent Forward Mode & <u>Plot Mode/Print Mode</u>
	OTA	'1033	
	HLT	(or Error Exit)	
	LDA	'200XX	Set BPIOCl to DMA & Output Mode where XX is the Even Address of an Even Odd Channel Pair in Register File (Addresses 20 ₈ to 37 ₈)
	OTA	'1433	
	HLT	(or Error Exit)	
	LDA	=VINHP	Set up Interrupt Vector Address
	OTA	'1633	
	HLT	(or Error Exit)	
	LDA	VDMAC	Set DMA Word Count, using Channel Pair 20 and 21
	STA	'20	
	LDA	VDMAP	Set Beginning Address
	STA	'21	
	OCP	'33	Start DMA Transfers
	ENB		Enable Interrupts
	JMP*	DMAD	Exit and wait for DMA End of Range to set BPIOCl Interrupt Request

APPENDIX B

Versatec Device (Not Simultaneous Print/Plot)

3.3.4 DMC Mode Data Transfer (with Interrupts Enabled)

```

VDMC DAC **          Subr Entry
      OCP '33        Disable BPIOCl Operation
      OCP '233       Enable Data Clock (Enable Forward
                      Data Strobe)
      OCP '1433      Set BPIOCl to DMA/C Mode
      OCP '1533      Set BPIOCl Interrupt Mask
      LDA ='4/'1     Set BPIOCl to Output Mode & Byte
                      Mode & Independent Forward Mode
                      & Print Mode /Plot Mode
      LDA ='1/'4     -or-
                      Set BPIOCl to Output Mode & Word
                      Mode & Independent Forward Mode &
                      Plot Mode/Print Mode
      OTA '1033
      HLT (or Error Exit)
      LDA ='3XXXX    Set BPIOCl to DMC Mode where XXXX is
                      the Even Address of an Even Odd
                      Channel Pair, in memory, which
                      contains the beginning address of
                      the data to be transferred followed
                      by the ending address of the data
                      to be transferred in the odd address.

      OTA '1433
      HLT (or Error Exit)
      OCP '33        Enable BPIOCl Operation
      ENB            Enable Interrupts
      JMP* VDMC      Exit and wait for DMC End of Range
                      to set BPIOCl Interrupt Request
    
```

This appendix describes the Gould-SOC function commands, instruction set and programming requirements. Contents:

- Section 1 Gould Function Command Description
- Section 2 Gould-SOC Instruction Set Description
- Section 3 Programming Sequences

1.0 Gould Function Commands

Function commands are transmitted to the device via BPIOC2 bits 5-8 after having been loaded into and swapped from BPIOC2 bits 13-16. A device reset command is also transmitted via BPIOC2 control register. This is accomplished by setting and then clearing BPIOC2 control register bit 16. BPIOC2 is also utilized to determine if the device is returning a device selected (SELECT) status via the D2SKS status line.

1.1 Gould Function Command Set

BPIOC2

Bits	13	14	15	16	
	0	0	0	0	Feed roll paper 128 steps Feed fan fold paper to top of form
	0	0	0	1	Set to graphic (plot) mode
	0	0	1	0	(optional) Cut paper
	0	0	1	1	Printer enable
	0	1	0	0	Printer disable and set alpha mode
	0	1	0	1	Last line flag set
	0	1	1	0	Not used
	0	1	1	1	Not used
	1	0	0	0	Home (feed roll/fan fold paper 256 steps)
	1	0	0	1	Issue print line command

1.2 Command Descriptions

1.2.1 Feed Command:

This command requires that the printer is enabled and not "busy". The paper is fed 128 raster steps on roll equipped

units. The paper is fed to top-of-form on fan-fold equipped units. "Busy" status is reported until the operation completes.

1.2.2 Graphic Select:

This command requires that the printer is disabled. The "alpha/graphic" mode control to the printer is set to "graphic". The command is immediate and does not interrupt.

1.2.3 Cut Paper:

This command requires the printer is enabled and not "busy". The paper cutter memory is programmed to initiate a cut cycle when the raster line over the writing head reaches the cutter blade. Cutting action is not guaranteed in 5000 series machines following a power failure. The command is immediate and does not interrupt.

1.2.4 Printer Enable:

This command assumes the printer is disabled and not "busy". The printer electronics are activated and the toning system is activated. The printer goes "busy" coincident with "enable" until the toning system is ready. An interrupt occurs following toning system "on", when "busy" status goes false.

1.2.5 Printer Disable/Alpha Select:

This command disables the printer. If "busy" was true when this command was issued, the operation in progress would compute before disabling occurred. The "alpha/graphic" mode control to the printer is set to "alpha".

1.2.6 Last Line Flag:

This command has two interpretations. If the printer is disabled prior to execution of this command and the "alpha/graphic" mode control is set to "graphic", this command conditions the printer/plotter to run in low-speed graphic mode.

If the printer is enabled prior to execution of this command and the "alpha/graphic" mode control is set to "graphic", this command conditions the printer/plotter to slow-down to a stop during output of the next two rasters of data. The command is immediate and does not interrupt.

1.2.7 Home Command:

This command requires the printer is enabled and not "busy". The paper is advanced 256 raster steps on roll or fan-fold equipped units. "Busy" status is reported until the operation completes. An interrupt is generated upon completion (when "busy" goes false).

1.2.8 Single Line Advance:

This command requires the printer is enabled and not "busy". The paper is advanced a single raster line or single character line according to the state of the alpha/graphic mode control. "Busy" is reported until the operation completes. An interrupt is generated when the command is accepted.

1.2.9 Other Commands:

Reset Command: This command will reset the device control logic, is issued through the BPIOC2 Control Register and is described in this appendix paragraph 2.4.2.

2.0 GOULD-SOC INSTRUCTION SET DESCRIPTION

2.1 OCP Instructions

2.1.1 OCP '0033, '0034

Start. This enables the BPIOC to transfer data, resets the data register, and resets the right-byte-next flag.

2.1.2 OCP '0133, '0134

Stop. This prevents further data transfer. The BPIOC must be stopped prior to a direction switch and prior to a control register change.

2.1.3 OCP '0233, '0234

Forward. This sets the forward/reverse flop. Issuing this command has the following results.

BPIOC1 - Enables data clocks to be sent to the device (GDATA).
BPIOC2 - Enables BPIOC2 Ready to be set automatically after having been reset due to an output function command (OTA).

2.1.4 OCP '0333, '0334

Reverse. This resets the forward/reverse flop. Issuing this command has the following results.

BPIOC1 - Disables data clocks to the device.
BPIOC2 - Disables the automatic setting of BPIOC2 Ready.

2.1.5 OCP '1433

DMA/C. This enables BPIOC1's DMA/C mode.

2.1.6 OCP '1533, '1534

Set Interrupt Mask.

2.1.7 OCP'1633, '1634

Reset Interrupt Mask.

2.1.8 OCP '1733, '1734

Initialize. This sets Stop and Forward. This resets the data register, right-byte-next, interrupt mask, DMA/C enable, and the control register (initial of input/output, non byte-pack, reset independent reverse and reset device enable).

2.2 SKS INSTRUCTIONS

2.2.1 SKS '0033, '0034

Skip if BPIOC is ready for data transfer.

2.2.2 SKS '0133

Skip if device is busy (moving paper, printing).

2.2.3 SKS '134

Skip if the device is selected (enabled).

2.2.4 SKS '0433, '0434

Skip if BPIOC not interrupting. The BPIOC will request an interrupt, if it is ready, in PIO (non DMA/C) mode and has its mask set.

2.3 INA INSTRUCTIONS

2.3.1 INA '34

Input device status if ready and input mode and "OR" with A. The INA resets ready.

2.3.2 INA '1034

Same as INA '0034 except that A is cleared prior to the operation. The status word returned is interpreted as follows:

Bit	1	2	3	4	5-15	16
1	Gould	Off-line	Vacuum Fault	Paper Low		Device Deselected
0		On-line				

Bit 1 always returns a "1" if a Gould Device is attached to the Controller.

Bit 2 defines the setting of the remote/local switch on the device.

Bit 3 (if a "1") indicates a vacuum fault has occurred during operation or device selection (enable function).

Bit 4 (if a "1") indicates that the paper supply is approaching depletion.

Bit 16 (if a "1") indicates that the device has deselected (timed out) in high speed plot mode and a gap (white area-s-) is intermingled with plot data.

2.3.3 INA '1133, '1134

Input ID. The ID of BPIOC(1) is ('101). The ID of BPIOC(2) is ('102).

2.3.4 INA '1433

Input DMA/C channel address.

2.3.5 INA '1633, '1634

Input interrupt vector.

2.4 OTA INSTRUCTIONS

2.4.1 OTA '0033, '0034

Output A to BPIOC data register if ready and output mode. The OTA resets BPIOC Ready.

2.4.2 OTA '1033, '1034

Output A to Control Register.

BPIOC1 control register bit description:

	Bit 13	Bit 14	Bit 15	Bit 16
1	Not used	Set to byte mode	_____	_____
0	Set to output mode	Set to word mode	_____	_____

BPIOC2 control register bit description:

	Bit 13	Bit 14	Bit 15	Bit 16
1	Set to input mode	Set to byte mode	Enable function strobe	Reset Gould
0	Set to output mode	Set to word mode	Disable function strobe	_____

2.4.3 OTA '1433

Output DMA/C channel address. The format is as follows:

	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5 ← Bit 16
1	Input Transfer	_____	1	DMC mode	Channel Address
0	Output Transfer	0	_____	DMA mode	

2.4.4 OTA '1633, '1634

Output interrupt vector. The format is as follows:

	Bit 1 ← Bit 4	Bit 5 ← Bit 16
1	- - - -	Interrupt Vector
0	0 0 0 0	

3.0 PROGRAMMING SEQUENCES

3.1 Device Status

Executing the following sequence will input the device status.

INA Device Status:

SB	BSS	1	Status Bin
STAT	DAC	**	Subr Entry Point
	OCP	'133	Disable BPIOC1 Operation
	OCP	'134	Disable BPIOC2 Operation
	OCP	'234	Set BPIOC2 to Forward Mode (Enable Forward Data Strobe)
	LDA	= '14	Set BPIOC2 to Input Mode & Byte Mode & Independent Forward Mode & Print Mode
	OTA	'1034	
	HLT	(or Error Exit)	Enable BPIOC2 Operation
	OCP	'34	Clear A and Read Device Status Lines into A (via BPIOC2 data Register)
	INA	'1034	
	HLT	(or Error Exit)	Save Device Status
	STA	SB	Exit
	JMP*	STAT	

3.2 Function Commands

Each device requires a set of explicit function (control) commands for device control, paper motion and data printing. To properly issue these commands the following instructions sequences must be executed:

3.2.1 Paper Motion and Print Commands

Prior to issuing the "Home", "Feed", "Printer Enable", "Printer Disable", or "Print Line" command, the device "Busy" must be tested and verified false. When the device is issued a paper motion command, i.e., Feed or Home, it responds at the completion of paper motion to BPIOC2. This response will set BPIOC2 Ready. The setting of BPIOC2 Ready will cause an interrupt request if the BPIOC2 interrupt mask has been set. If the device is operated in an interrupt inhibited environment, completion can be tested with a skip if BPIOC2 is not interrupting or skip if BPIOC2 is ready instruction.

The paper motion and control sequence is as follows:

FB	BSS	1	Function Bin
FUNC	DAC	**	Subr Entry
	SKS	'133	Test for Device (Gould) Not Busy
	JMP	*-1	Wait or Error Exit
	OCP	'134	Disable BPIOC2 Operation
	OCP	'334	Set BPIOC2 to Reverse Mode to Disable Automatic Set of BPIOC2 Ready
	LDA	= '2	Set BPIOC2 to Output Mode & Word Mode & Independent Reverse Mode & Not Reset
	OTA	'1034	
	HLT	(or Error Exit)	Set BPIOC2 Interrupt Mask (required if Interrupts Enabled)
	OCP	'1534	
	OCP	'34	Enable BPIOC2 Operation
	LDA	FB	Load "A" with Function Code
	OTA	'34	Issue Command
	HLT	(or Error Exit)	
Case 1:	JMP*	FUNC	Exit if Interrupts Enabled

With Interrupts Disabled:

Case 2:	SKS	'134	Test BPIOC2 Ready
	JMP	Case 2	Wait for Device Response to Set BPIOC2 Ready
	JMP*	Func	Exit
Case 3:	SKS	'434	Test BPIOC2 Interrupt Logic
	JMP*	Func	Exit when Device Response has Set BPIOC2 Ready which in this case, will result in an Interrupt Request if the mask is set.
	JMP	Case 3	Wait for Device Response

Both BPIOC1 and 2 are utilized to issue a print line command. This is due to the different manner in which the Gould device responds to this command. When the device is issued a Print Line command*, it responds at completion via its Data Request line. This response will set BPIOC1 Ready. The setting of BPIOC1 Ready will cause an interrupt request if BPIOC1 mask has been set. If the device is operated in an interrupt inhibited environment, completion can be tested with a skip if BPIOC1 is not interrupting or skip if BPIOC1 is ready instruction.

*via BPIOC2

The print line sequence is as follows:

PLC	DAC	**	Subr Entry
	SKS	'133	Test for Device (Gould) Not Busy
	JMP	*-1	Wait or Error Exit
	OCP	'133	Disable BPIOC1 Operation
	OCP	'134	Disable BPIOC2 Operation
	OCP	'333	Set BPIOC1 to Reverse Mode (Inhibit Data Clock)
	OCP	'1533	Set BPIOC1 Interrupt Mask (Required if Interrupts Enabled)
	OCP	'33	Enable BPIOC1 Operation
	OTA	'33	Issue Pseudo Command to Reset BPIOC1 Ready
	HLT	(or Error Exit)	
	OCP	'34	Enable BPIOC2 Operation
	LDA	= '11	Set A to Print Line Function Code (see paragraph 1.0)
	OTA	'34	Issue Command
	HLT	(or Error Exit)	

Case 1: JMP* PLC Exit if Interrupts Enabled

With Interrupts Disabled:

Case 2:	SKS	'134	Test BPIOC1 Ready
	JMP	Case 2	Wait for Device Response to Set BPIOC1 Ready
	JMP*	PLC	Exit
Case 3:	SKS	'434	Test BPIOC1 Interrupt Logic
	JMP*	PLC	Exit when Device Response has Set BPIOC1 Ready which in this case will result in an Interrupt Request if the mask is set.
	JMP	Case 3	Wait for Device Response

3.3

High Speed Plot Mode

The Gould Device can plot data at two speeds. In the case of slow speed plot, the paper is slaved to the print line command, i.e., paper motion starts after data is plotted and stops after a scan line of motion. In the case of high speed plot, the paper feeds continuously and the data must be plotted within 2.5 milliseconds or the resulting plot will have blank (white) gaps imbedded in it. With continuous paper motion in effect the paper will move for 90 milliseconds after the device was issued a print command unless the appropriate action is taken. To overcome this constraint, the "last line" command must be issued two (2) lines in advance of the last plot line of data. In the event this operating criteria is not met, the device time out logic will be activated and the user must issue a "printer disable" or "reset" command in order to reset the time out condition and proceed with the device.

In order to correctly utilize this mode of operation, the following instruction sequence must be executed: (see paragraph 1.0)

1. Set the device to plot mode.
 - a) Issue a "Printer Disable" (4_g) function command to the device.
 - b) Issue a "Plot Mode Enable" (1_g) function command to the device.
 - c) Issue a "Device Enable" (3_g) function command to the device.
 - d) Output data to the device with provisions for sensing the next to last line of output, i.e., DMA End of Range at two lines before the output buffer is empty or at line count -2 if counting data output lines.
 - e) Issue a "Last Line Flag Set" (5_g) function command to the device.
 - f) Output the remaining two lines of data to the device.

3.4 Data Transfers

Data transfers take place via BPIOCl. These transfers can be implemented in programmed input-output (PI/O) mode or direct memory access (DMA/C) mode with interrupts enabled or disabled. In all cases, BPIOCl must be set to output mode, with byte or word mode selected, independent reverse data strobe disabled, forward data strobe enabled and print or plot mode selected. The following sequences are examples of existing instructions used in test programs.

3.4.1 Gould Device (Not High Speed Plot) PI/O Mode Data Transfer (Interrupts Disabled)

Case 1: Output a block of data.

GPIO	DAC	**	Subr Entry
	OCP	'133	Disable BPIOCl Operation
	OCP	'233	Enable Data Clock (Enable Forward Data Strobe)
	OCP	'33	Enable BPIOCl Operation
	LDA	'4	Set BPIOCl to Output Mode & <u>Byte Mode</u> & Independent Forward Mode
	LDA	'1	-or- Set BPIOCl to Output Mode & <u>Word Mode</u> & Independent Forward Mode
	OTA	'1033	
	HLT	(or Error Exit)	

	LDA	VPICP	Set up Data Pointer and Word Count
	STA	OP	
	LDA	VPIOC	
	STA	OC	
PIOD1	LDA*	OP	Get Data Word
	OTA	'33	Send it, if BPIOCl is Ready
	JMP	*-1	BPIOCl Not Ready. Wait for Device Ready to Set BPIOCl Ready
	IRS	OP	Increment Pointer
	IRS	OC	Decrement Count
	JMP	PIOD1	Continue
	JMP*	GPIO	Exit

3.4.2 Gould Device (Not High Speed Plot) PI/O Mode Data Transfer (Interrupts Enabled)

Case 2: Output a word of data.

GPIO	DAC	**	Subr Entry
	OCP	'133	Disable BPIOCl Operation
	OCP	'233	Enable Data Clock (Enable Forward Data Strobe)
	OCP	'1533	Set BPIOCl Interrupt Mask
	OCP	'33	Enable BPIOCl Operation
	LDA	'4	Set BPIOCl to Output Mode & <u>Byte Mode</u> & Independent Forward Mode
	LDA	'0	-or- Set BPIOCl to Output Mode & <u>Word Mode</u> & Independent Forward Mode
	OTA	'1033	
	HLT	(or Error Exit)	
	LDA	Data Word	Get Data Word
	OTA	'33	Send it
	HLT	(or Error Exit)	
	ENB		Enable Interrupts
	JMP*	GPIO	Exit and Wait for Device Ready to Set BPIOCl Ready which will result in a BPIOCl interrupt request.

Gould Device (Not High Speed Plot)

3.4.3 DMA Mode Data Transfer (With Interrupts Enabled)

```

GDMA  DAC  **          Subr Entry
      OCP  '133        Disable BPIOCl Operation
      OCP  '233        Enable Data Clock (Enable Forward
                       Data Strobe)
      OCP  '1433       Set BPIOCl to DMA/C Mode
      OCP  '1533       Set BPIOCl Interrupt Mask
      LDA  ='4         Set BPIOCl to Output Mode & Byte Mode
                       & Independent Forward Mode
      }
      } -or-
      LDA  ='1         Set BPIOCl to Output Mode & Word Mode
                       & Independent Forward Mode
      OTA  '1033
      HLT  (or Error Exit)
      LDA  ='200XX     Set BPIOCl to DMA & Output Mode where
                       XX is the Even Address of an Even
                       Odd Channel Pair in Register File
                       (Addresses 208 to 378)
      OTA  '1433
      HLT  (or Error Exit)
      LDA  =VINTHP     Set up Interrupt Vector Address
      OTA  '1633
      HLT  (or Error Exit)
      LDA  VDMAC       Set DMA Word Count, using Channel
                       Pair 20 and 21
      STA  '20
      LDA  VDMAP       Set Beginning Address
      STA  '21
      OCP  '33         Start DMA Transfers
      ENB
      JMP* DMAD        Enable Interrupts
                       Exit and wait for DMA End of Range to
                       set BPIOCl Interrupt Request

```





Gould Device (Not High Speed Plot)

3.4.4 DMC Mode Data Transfer (with Interrupts Enabled)

```







GDMC  DAC  **          Subr Entry
      OCP  '33         Disable BPIOCl Operation
      OCP  '233        Enable Data Clock (Enable Forward
                       Data Strobe)
      OCP  '1433       Set BPIOCl to DMA/C Mode
      OCP  '1533       Set BPIOCl Interrupt Mask
      LDA  ='4         Set BPIOCl to Output Mode & Byte
                       Mode & Independent Forward Mode
      }
      } -or-
      LDA  ='1         Set BPIOCl to Output Mode & Word
                       Mode & Independent Forward Mode
      OTA  '1033
      HLT  (or Error Exit)
      LDA  ='3XXXX     Set BPIOCl to DMC Mode where XXXX is
                       the Even Address of an Even Odd
                       Channel Pair, in memory, which
                       contains the beginning address of
                       the data to be transferred followed
                       by the ending address of the data
                       to be transferred in the odd address.
      OTA  '1433
      HLT  (or Error Exit)
      OCP  '33         Enable BPIOCl Operation
      ENB
      JMP* GDMC        Enable Interrupts
                       Exit and wait for DMC End of Range
                       to set BPIOCl Interrupt Request

```





NOTE 1

N=	BAUD=	N=	BAUD=
'17	75	'373	1800
'27	110	'767	2400
'37	150	'1756	4800
'76	300	'3735	9600
'175	600		




ASLC/SSLC SOC II-15



NOTES

1. THE BPIOC, IN BYTE PACK MODE, HANDLES THE MOST SIGNIFICANT BYTE FIRST
2. THE SOC HAS OPTIONAL TWO BPIOCS. DEVICE ADDRESS O1 AND O2
3. CONTROL REGISTER BIT 15 SETS REVERSE OCP'0301 INHIBITS FORWARD



NAME	SOURCE	DESCRIPTION
DISKS	DEVICE	SK\$0101
D1OTA	CONTROLLER	OTA'1001 BIT 16
D1MVF	CONTROLLER	FORWARD STROBE
D1MVR	CONTROLLER	REVERSE STROBE
O1RDY	DEVICE	DEVICE READY
D1STRB	DEVICE	DEVICE STROBE


SHEETS

OPTION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	WIRE LIST							
SOC	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X						
VERSATEC	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X						
GOULD	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X						

UNLESS OTHERWISE SPECIFIED REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES TOLERANCES .XX .XXX ANGLES ±.02 ±.05 ±.12°	DWR	PRIME COMPUTER, INC. NATICK, MASS. DIRECTORY SOC
	CHK	
	ENGR.	SCALE SHEET OF
	APPRD	SIZE DWR. NO. C LBD1528
	USED ON NEXT ASSY	

11-01

1
2
3
4
5
6
7
8
9
10
11
12
13
14







I/O BUS ADDRESS DRIVERS & RECEIVERS

LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
ADD -- +	ADD -- +	13
MODE0 +	MODE0 +	13
MODE1 +	MODE1 +	13
MODE2 +	MODE2 +	11
MODE3 +	GND	
MODE4 +	MODE4 +	13

II-03

DATE	3/14/74	PRIME COMPUTER, INC. MILWAUKEE, WIS.
DESIGNED BY	* Boyan	
CHECKED BY		I/O BUS INTERFACE LOGIC ADDRESS AND MODE LINES
APPROVED BY		
DATE		REV. 1





1
2
3
4
5
6
7
8
9
10
11
12
13
14
15




III-04

MATERIAL	DATE 3/14/74	PRIME COMPUTER, INC. MATTICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK	I/O BUS INTERFACE LOGIC ADDRESS DECODING SOC WW III
REV. 1 REV. 2 REV. 3	APPROV	LBD1528

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15




LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
ADD--+	ADD--+	13
DADOK-	DADOK-	10
XPMOD-		
XPDEN-		
INAOK-	INAOK-	10
XPDEE-		
DREDY-	DREDY-	10
DADOK+	DADOK+	10





REVISION	DATE	PRIME COMPUTER, INC.
	3/4/74	MODEL 1000
I/O BUS INTERFACE LOGIC		
ADDRESS PARITY		

A B C D E F G H J K L M N P R S T V W X Y




LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
DPIXX+	DPIXX+	9



III-06


MATERIAL	DWN 2/16/74 3/5/74	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES JXX ±.02 KXX ±.05 ANGLES ±1/2"	ENG. APPRD	I/O-BUS INTERFACE LOGIC DATA BUS LINES SOC WW III
USED ON NEXT ASSY	SCALE	SHEET 5 OF 5 C LBD1528 A



NOTE
 1. PRIME INTERRUPT LOGIC WITH
 OVERRIDE INHIBIT INTERRUPT.
 2. CUTX1 TO EXPAND INTERRUPT REQUESTS.
 3. CUTX2 TO IMPLEMENT OVERRIDE INHIBIT INTERRUPTS

MATERIAL		CHK	DATE	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL DIMS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES ARE IN PARENTHESES		CHK	3/13/74	
DR	JOB	APPROV	USED ON	I/O BUS INTERFACE LOGIC CONTROLLER INTERRUPT SOC WW III
BY	DATE	BY	DATE	
			SCALE	LBD1528
			SHEET 5 OF	

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



USED TO CLEAR CONTROLLER DMA/DMC REQUEST ON L.E. DENAL+ MAY BE USED TO CLEAR L.E. TRIGGERED FLIP FLOPS

EXPANSION
DXPIP+
DXPIP-
CONN
CA-7 (BPCDO-)
CA6-16 (BPCDPNO-)

DMA STROBE TO CONTROLLER





CONTROLLER DMX INPUT COMMAND DECODED

LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
CINIA- (CINIT-A)	SYSC1-	3
CEORA-	DENAP-	
CNRER-	PLUPIO	
CFRDO+	MODE4+	13
CNDRQ+	CNDRQ+	12
XPDRQ+		



MATERIAL	DATE 3/15/74	PRIME COMPUTER, INC. MATTUX, MASS.
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES DIM INCHES ±.005 ±.005 ±.010 DIM METRIC ±.025 ±.025 ±.050	ENG. APPROV. LSD ON NEXT APPV	
I/O BUS INTERFACE LOGIC DMX LOGIC SOC WW III		SCALE SHEET 7 OF C LBD1528 A

1108

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



[3] PIOXX-
[11] OTA PIOT









MATERIAL	DWN J. Bayan 1/22/74	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. APPRD	SOC I/O BUS { ADDRESS, PARITY CHECK } DATA
JOX JOX ANGLES ±.02 ±.008 ±.125	USED ON NEXT ASSY	
	SCALE	SIZE DWG. NO. SHEET 8 OF C LBD1528

109

PBF-003

PRIME COMPUTER, INC.


A B C D E F G H J K L M N P R S T V W X Y



MATERIAL	DWN. <i>1/2 2/3 3/4</i>	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK	SOC DATA MUX	
ENG.	APPRD	SCALE	SIZE DWG. NO. <i>M</i>
USED ON	NEXT ASSY	SHEET 1 OF	C LBD1528 A

PDF-003

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




MATERIAL		DWN 3/16/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES		CHK	SOC CONTROLLER READY LOGIC ADDRESS DECODE	
JXX ±.02	JXX ±.005	ENG.	USED ON	SCALE
ANGLES ±1/2°		APPRD	NEXT ASSY	SHEET 10 OF
				SIZE DWG. NO. LBD1528A

PDF-003

III-11

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y





#12

MATERIAL	DATE 3/28/74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES - SEE - SEE	CHK	SOC MISC I/O BUS RECEIVERS
APP'D		
REV 00 REV 01	DESIGN REV 00	100520

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



DEFINED SIGNAL LOCATIONS

DMA	INTERRUPT	PIO
RX'10	CLOCK MI 0	RXC1 '14
TX'11	CLOCK OV 1	RXC2 '15
BP'12	RX 2	TXC1 '16
BP2'13	TX 3	TXC2 '17
	BP1 6	
	BP2 7	

MATERIAL	DWN CHK	PRIME COMPUTER, INC. NATICK, MASS.					
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. APPRD						
JXX ±.02	KXX ±.005	ANGLES ± 1/2°	USED ON NEXT ASSY	SCALE	SIZE C	DWG. NO. LBD1528	SHEET 12 OF 13


III-13

PDF-003

PRIME COMPUTER, INC.



A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



[12] GRAMA0+
GRAMA1+
GRAMA2+
GRAMA3+
[11] GRAMRE+
GRAMCE-

ADD99+ = GND
ADD00+ = GND
ADD01+ = GND
ADD02+ = GND
ADD03+ = GND
ADD04+ = GND







△ MODE0-1 = 00 ESCAPE
01 DMT
10 DMA
11 DMC

MATERIAL	DWN 12/17/74
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK
JXX ±.02	ENG.
JXX ±.01	APPRD
ANGLES ± 1/2°	USED ON
	NEXT ASSY

PRIME COMPUTER, INC. NATICK, MASS.	
SOC DMX INTERRUPT RAM	
SCALE 1/16" = 1"	SIZE DWA NO. C LBD1528

III-14




III-15

MATERIAL	DWN <i>St. Brown 1/23/74</i>	PRIME COMPUTER, INC. NATICK, MASS.	
	CHK	SOC	
UNLESS OTHERWISE SPECIFIED —REMOVE ALL BURRS AND SHARP EDGES: —DIMENSIONS ARE IN INCHES —TOLERANCES	ENG.	RT HOLDING REG <i>M</i>	
XX .00X ANGLES ±.02 ±.005 ± 1/2°	APPRD	USED ON	SCALE
	NEXT ASSY	SHEET 1 OF 4	SIZE DWG. NO. LBJ1528 <i>M</i>

PRIME COMPUTER, INC.


A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15



MATERIAL	DWN 2h 12/27/74 1/23/74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK	
JR ±.02	JOK ±.005	ENG.
AMBL ±.005	APPRD	SOC RX } BAUD CLOCK TX }
USED ON	SCALE	SIZE DWA. NO.
NEXT ASSY	SHEET 5 OF	C LBD1528

116




III-17

MATERIAL	DWN St. 12/23/74 1/23/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES XX .XX ANGLES ±.02 ±.005 ± 1/2°	CHK	SOC PSAR	
USED ON NEXT ASSY	APPRD	SCALE SHEET 6 OF	SIZE DWG. NO. C LBD15281A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15










III-18

MATERIAL	DWN St. Boyan 1/24/74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES -DIMENSIONS ARE IN INCHES -TOLERANCES JXX JXX ANGLS ±.02 ±.05 ±1/2°	CHK	
	ENG.	SOC P SAT
	APPRO	
	USED ON	SCALE
	NEXT ASSY	SHEET 17 OF
		REV. DWN NO. LBD1528

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



- OCP
- SET INPUT MODE
 - OUTPUT MODE
 - RX INTERRUPT MODE
 - RX DMX MODE
 - RX INITIALIZE
 - TX INTERRUPT MODE
 - TX DMX MODE
 - TX INITIALIZE
 - A' MODE
 - DIAGNOSTIC SYNC
 - NORMAL MODE
 - DIAGNOSTIC
 - SEARCH FOR SYNC
 - SET RT INTERRUPT MODE
 - RESET RT INTERRUPT MODE
 - RT INITIALIZE











MATERIAL	DWY D.P.C. 1-2574	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. APPRD	SOC RX } I/O CONTROL TX }
JXX ±.02 JXX ±.05 ANGLES ± 1/2°	USED ON NEXT ASSY	
		SIZE DWG. NO. C LBD1528

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15




MATERIAL	DWN D.L.C. 1-25-74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK	SOC RX } READY, IRQ, DRQ TX }
ENG.	APPRD	
USED ON	SCALE	SHEET 19 OF
NEXT ASSY	SIZE DWG. NO.	C LBD.1528

IF20

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




MATERIAL	DWN J. Ryan 1/25/74	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG.	SOC RX } READY LOGIC TX }
XX ±.02 XXX ±.005 ANGLES ± 1/2°	APPRD	
	USED ON	SCALE
	NEXT ASSY	SHEET 2 OF 3
		REV. 1

PBF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y





MATERIAL	DWN <i>D.P.C.</i> 1-29-74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK	
JX 10.00 ±.005	JOG 10.00 ±.005	SOC RX } MISC CONTROL & SEARCH FOR TX } SYNC
ARMS 10.00 ±.005	ARMS 10.00 ±.005	
USED ON 10.00 ±.005	USED ON 10.00 ±.005	SCALE 1:1
DATE 10/74	DATE 10/74	SHEET 21 OF 21 C LBD 1528

F22

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




MATERIAL	OWN A. K. Ryan 1/25/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK	SOC 4 PORT RX, TX	
XX ±.02 XXX ±.008 ANGLES ± 1/2°	ENG. APPRD	SCALE SHEET 22 OF	SIZE DWG. NO. C LBD1528A
	USED ON NEXT ASSY		

PRIME COMPUTER, INC.


A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



II-24

MATERIAL	DWN Dr. Boyan 3/29/74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES JK .015 JKK .010 ANGLES ± 1/2°	CHK	
	ENG.	SOC CON BITS 1-4 M
	APPRD	
	USED ON	SCALE
	NEXT ASSY	SHEET 23 OF
		SIZE DWA NO. C LBD1528




11-25

MATERIAL		DWN	PRIME COMPUTER, INC.	
		St. Lofer 2/8/74	NATICK, MASS.	
		CHK		
UNLESS OTHERWISE SPECIFIED		ENG.	SOC	
-REMOVE ALL BARRS AND		APPRD	RTC CONTROL LOGIC	
-SHARP EDGES		USED ON	SCALE	
-DIMENSIONS ARE IN INCHES		NEXT ASSY	SHEET 24 OF	
-TOLERANCES				
XX ±.01	XXX ±.005	ANGLES ±1/2°		
±.02	±.003	±1/2°		

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y






MATERIAL	DWN 2x. Ryan 1/28/74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES XX .XXX ANGLES ±1/2°	CHK	SOC PRTC COUNTER
USED ON NEXT ASSY	APPD	
SCALE	SHEET 25 OF	SIZE LWB NO. LBD1528

11-26

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



MATERIAL	DWN 16.11.73	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES	ENG. APPRD	WATCH DOG TIMER SOC
JXX ±.02 JXX ±.005 ANGLES ± 1/2°	USED ON NEXT ASSY	
	SCALE	SIZE C [LBD] 1528
	SHEET 26 OF	A


#27

987-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16





MATERIAL	DWN D.F.C. 1-25-74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES JXX ±.02 JXX ±.005 ANGLES ±1/2°	CHK	
	APPRD	SOC BPI I/O REGISTER
USED ON	SCALE	SIZE DWG. NO.
NEXT ASSY	SHEET 27 OF	C LBD1528 B

PDF-003

11-28

L O P Q R S T U V W X




MATERIAL		DATE	PRIME COMPUTER, INC.
		D.F.C. 1-25-74	NATICK, MASS.
UNLESS OTHERWISE SPECIFIED		DESIGN	VERSATEC BPI I/O REGISTER
- REMOVE ALL BURRS AND		APPRO	
- SHARP EDGES		USED ON	
- DIMENSIONS ARE IN INCHES		SCALE	1/8" = 1"
- TOLERANCES		DATE	12/74
IN	IN	APPRO	
±.01	±.02	±.01	
			C 18D1528 A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




MATERIAL	DWN <i>R. Logan</i> 2/11/74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK	
	ENG.	SOC BPI CONTROL LOGIC
	APPRD	
SCALE	SIZE DWG. NO.	LBD15281D
SHEET 2 OF	C	

30

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



MATERIAL 30 4/11/74 CHK 3009-901 SIZE 23A CF		PRIME COMPUTER, INC. NATICK, MASS.
VERSATEC / GOULD BPJ CONTROL LOGIC		LRD1523A

PDF-003


PRIME COMPUTER, INC.



MATERIAL		DWN A. Hoffman 2/7/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES		CHK	SOC BPI DEVICE INTERFACE	
XX ±.02	XXX ±.005	ENG.	SCALE	SIZE Dwg. NO. LBD1528
ANGLES ± 1/2°		APPRD	SHEET 29 of	REV D
USED ON	NEXT ASSY			


PDF-003

PRIME COMPUTER, INC.



III-31A

PRIME COMPUTER, INC.







MATERIAL	DWN 7-28-75 Paul Bestner	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG D. J. [Signature]	GOULD BPI DEVICE INTERFACE	
USED ON 5008-001 NEXT ASSY	SCALE	SIZE	DWG. NO.
	SHEET 29 OF	C	LBD1528

II-31B

100-000


A B C D E F G H J K L M N P R S T V W X Y



MATERIAL	DWN D.F.C. 1-25-74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES; -DIMENSIONS ARE IN INCHES -TOLERANCES XX XX ANGLES ±.02 ±.005 ±1/2°	CHK	SOC BP2 I/O REGISTEP	
USED ON	APPRD	SCALE	SIZE DWG. NO.
NEXT ASSY		SHEET 30 OF	C LBD1528

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




MATERIAL		DWN	PRIME COMPUTER, INC.	
		CHK	NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES		ENG.	VERSATEC	
		APPRD	BP2 I/O REGISTER	
JX ±.02	3001 ±.005	ANGLES ±1/2°	USED ON 3009-901	SCALE
			NEXT ASSY	SHEET 30A OF
				SIZE DWG. NO. LBD1529

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




MATERIAL	DWN 7-28-75 <i>Paul Beatrice</i>	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES X.XX ± .01 ANGLES ± .02 ± .05 ± 1/2°	CHR	GOULD BP2 I/O REGISTER	
	ENG. <i>Sil Lupo</i> APPRD	USED ON 300B-901 NEXT ASSY	SCALE 1/8" = 1" SIZE DWG. NO. C SHEET 30B OF 4 REV. A

PDP-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y





DAT13+ 4 1D 14 2 BZIN+ DAT14+ 5 2D 14 3 BZOT+ DAT15+ 12 3D 29 7 BP2BYP+ DAT16+ 13 4D 29 8 BP2BYP- DAT17+ 14 5D 39 10 F2RV5+ DAT18+ 15 6D 39 11 F2OTA+		HDRI 1 15 BP2INMD+ PTP 1-15 BPIOC 2-15 HDRI 1 13 3 BP2OTMD+ PTP 14-3 BPIOC 13-3		MATERIAL UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES .XX .XXX ANGLES ±.02 ±.005 ±1/2°	DWN 38 Bogdan 2/11/74 CHK ENG. APPRD USED ON NEXT ASSY	PRIME COMPUTER, INC. NATICK, MASS. SOC BP2 CONTROL LOGIC	SCALE SHEET 3 OF SIZE DWG. NO. C LBD1528 REV. D
--	--	--	--	---	---	---	---

PDF-003

II-33

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




MATERIAL		DWN 3/16/74	PRIME COMPUTER, INC NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES		CHK	VERSATEC BP2 CONTROL LOGIC	
JOB		APPD	SCALE	
JOB		USED ON 3009-901	SCALE	SIZE DWG. NO.
JOB		NEXT ASSY	SHEET 7 OF 7	C LBD1528 A

BP2-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



DAT13+	4	10	2	B2IN+
DAT14+	5	20	7	BP2BYP+
DAT15+	12	30	6	BP2BYP-
DAT16+	13	40	10	F2RVS+
			11	F2CTA+
			15	F2CTA+
			16	F2CTA+
			17	F2CTA+
			18	F2CTA+
			19	F2CTA+
			20	F2CTA+
			21	F2CTA+
			22	F2CTA+
			23	F2CTA+
			24	F2CTA+
			25	F2CTA+
			26	F2CTA+
			27	F2CTA+
			28	F2CTA+
			29	F2CTA+
			30	F2CTA+
			31	F2CTA+
			32	F2CTA+
			33	F2CTA+
			34	F2CTA+
			35	F2CTA+
			36	F2CTA+
			37	F2CTA+
			38	F2CTA+
			39	F2CTA+
			40	F2CTA+
			41	F2CTA+
			42	F2CTA+
			43	F2CTA+
			44	F2CTA+
			45	F2CTA+
			46	F2CTA+
			47	F2CTA+
			48	F2CTA+
			49	F2CTA+
			50	F2CTA+
			51	F2CTA+
			52	F2CTA+
			53	F2CTA+
			54	F2CTA+
			55	F2CTA+
			56	F2CTA+
			57	F2CTA+
			58	F2CTA+
			59	F2CTA+
			60	F2CTA+
			61	F2CTA+
			62	F2CTA+
			63	F2CTA+
			64	F2CTA+
			65	F2CTA+
			66	F2CTA+
			67	F2CTA+
			68	F2CTA+
			69	F2CTA+
			70	F2CTA+
			71	F2CTA+
			72	F2CTA+
			73	F2CTA+
			74	F2CTA+
			75	F2CTA+
			76	F2CTA+
			77	F2CTA+
			78	F2CTA+
			79	F2CTA+
			80	F2CTA+
			81	F2CTA+
			82	F2CTA+
			83	F2CTA+
			84	F2CTA+
			85	F2CTA+
			86	F2CTA+
			87	F2CTA+
			88	F2CTA+
			89	F2CTA+
			90	F2CTA+
			91	F2CTA+
			92	F2CTA+
			93	F2CTA+
			94	F2CTA+
			95	F2CTA+
			96	F2CTA+
			97	F2CTA+
			98	F2CTA+
			99	F2CTA+
			100	F2CTA+

MATERIAL	DWN	3/11/74
	CHK	
UNLESS OTHERWISE SPECIFIED	ENG	
-REMOVE ALL BURRS AND SHARP EDGES:	APPRD	
-DIMENSIONS ARE IN INCHES		
TOLERANCES		
XXX		
±.02		
±.005		
±1/2°		
USED ON 3009-901	SCALE	
NEXT ASSY	SHEET 1 OF	

PRIME COMPUTER, INC.	
NATICK, MASS.	
GOULD	
BP2 CONTROL LOGIC	
SIZE	DWG. NO.
C	LBD1528
SCALE	REV.
	A


PDF-003

III-33B

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



74174

3	1D	19	2
4	2D	29	5
6	3D	39	7
11	4D	49	10
13	5D	59	12
14	6D	69	15
9	T		
10	C		

B2STD2+ 11
B2STD1+ 13
B2ST+ 14
F5MHZ+ 9
PLUPB1 10


B2STDLY+ 10
B2STD2+ 12
B2STD1+ 15

MATERIAL	DWN W 12/20/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK	SOC BP2 DEV CE INTERFACE	
JXX ±.02 JXX ±.005 ANGLES ± 1/2°	ENG. APPRD	SCALE SHEET 3 OF 2	SIZE DWG. NO. C LBD1528
	USED ON NEXT ASSY		

III-34

PDF-003

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



3	1D	19	2
4	2D	29	5
6	3D	39	7
11	4D	49	10
13	5D	59	12
14	6D	69	15
9	T		
1	C		


B2STD2+ 11 4D 49 10 B2STDLY+
 B2STD1+ 13 5D 59 12 B2STD2+
 B2ST+ 14 6D 69 15 B2STD1+
 F5MHZ+ 9 T
 PLUPB1 1 C

MATERIAL		OWN	PRIME COMPUTER, INC.
UNLESS OTHERWISE SPECIFIED		CHK	NATICK, MASS.
-REMOVE ALL BURRS AND SHARP EDGES		ENG.	VERSATEC
-DIMENSIONS ARE IN INCHES		APPRD.	BP2 DEVICE INTERFACE
-TOLERANCES		USED ON 3099-901	SOLE
J&K	J&K	ANGLE	SOLE
±.01	±.005	±.01	SOLE
			SOLE

III-34-A

PRIME COMPUTER, INC.


A B C D E F G H J K L M N P R S T V W X Y




MATERIAL	DWN 7-28-75 CHK Paul Beattie	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES XX XXX ANGLES ±.02 ±.000 ±.1/2	ENG. [Signature] APPRD [Signature]	GOULD BP2 DEVICE INTERFACE	
USED ON NEXT ASSY	SCALE SHEET 32 OF 37	SIZE C	DWG NO. LBD1528 REV. B


III-34B

PDF-008




□ = VCC
 □ = GROUND
 □ = 14 PIN DIP
 PAR = A' PARITY FOR I/O BUS
 IO = A' PIO INTERFACE
 DMA = A' DMA/C
 ALC = A' ASYNC CONTROLLER
 SLC = A' SYNC CONTROLLER
 BPI = A' BPIOC #1
 BP3 = A' BPIOC #2
 CLK = A' REAL TIME CLOCK
 PIC = A' PROGRAMMABLE INTERVAL CLOCK
 WDT = A' WATCH DOG TIMER





FAIRCHILD
 VERSATEC
 DIP ALLOCATION
 VW III
 3269-901
 C LBD1528 (B)



A = VCC
 B = GROUND

PAR = A' PARITY FOR I/O BUS
 IO = A' PIO INTERFACE
 DMA = A' DMA/C
 ALC = A' ASYNC CONTROLLER
 SLC = A' SYNC CONTROLLER
 BPI = A' BPIOC #1
 BP2 = A' BPIOC #2
 BP3 = A' BPIOC #3
 CLK = A' REAL TIME CLOCK
 PIC = A' PROGRAMMABLE INTERVAL CLOCK
 WDT = A' WATCH DOG TIMER


□ = 14-PIN DIP

PRIME COMPUTER, INC.
 FRAMINGHAM, MASS.

GOULD
 DIP ALLOCATION

WNW III

7-20-75
 Paul B. ...
 8/8/75
 NONE
 13008-301
 LRD 1528




Dr. Boyan 5/17/74

FRAME COMPUTER INC.
HARTFORD, CONN.

3022
SLC OPTION
SOC DIP ALLOCATION

LBD1528 A


BASIC SOC ASSY



III-40


DATE	5/15/74
DESIGNED BY	
CHECKED BY	
APPROVED BY	
FRAME COMPUTER INC.	
WATSON, ILL.	
3023	
WDT OPTION	
SOC DIP ALLOCATION	
REV	C
QTY	1
PCB NO.	LBD1528 A

BASIC SOC ASSY
3011 THRU 3015




REV	REN	DATE

300
 SOC ASSEMBLY
 RTC/AL/PTR-F/DMA/FIQ
 LBD1528



PIRE COMPUTER INC. SOC 3007 PIC CONTROLLER LBD1528 B	
4-2-74 1P W.C.	PIC ALG/IC F... PIC PIC CONTROLLER LBD1528 B

(1)



10/17/74	PRIME COMPUTER INC.
11/17/74	SOC 3025
11/17/74	RTC/ALC/16 BIT BP/5 VCA, PIC
11/17/74	I/O CONTROLLER
11/17/74	LBD1528 A

3007-001 (PRE REQUISITE.)

* REPLACES W116 ON 3007-001
 ** REPLACES W117 ON 3007-001

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

CON1719-001 (REF)

01	140
02	150
03	140
04	130
05	120
06	110
07	100
08	90

HEADER DIP A (SITE 27C)

CON1719-001 (REF)

01	140
02	150
03	140
04	130
05	120
06	110
07	100
08	90

HEADER DIP B (SITE 29C)

HEADER DIP A			
OPTIONS			
3006, 3007 (ALC(TTY) & SLC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
12	↑	1	00-07
12	↑	2	10-17
12	↑	3	20-27
12	↑	4	30-37
12	↑	5	40-47
12	↑	6	50-57
12	↑	7	60-67
12	↑	9	70-77

HEADER DIP A			
OPTIONS			
3006 (PTR) 3007 (BPIOC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
13	↑	1	00-07
13	↑	2	10-17
13	↑	3	20-27
13	↑	4	30-37
13	↑	5	40-47
13	↑	6	50-57
13	↑	7	60-67
13	↑	9	70-77

HEADER DIP A			
OPTIONS			
3006 (PTP) 3025 (2ND BPIOC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
14	↑	1	00-07
14	↑	2	10-17
14	↑	3	20-27
14	↑	4	30-37
14	↑	5	40-47
14	↑	6	50-57
14	↑	7	60-67
14	↑	9	70-77

HEADER DIP A			
OPTIONS			
3006, 3007 (RTC, PRTC (PIC), WDT)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
15	↑	1	00-07
15	↑	2	10-17
15	↑	3	20-27
15	↑	4	30-37
15	↑	5	40-47
15	↑	6	50-57
15	↑	7	60-67
15	↑	9	70-77

HEADER DIP B			
OPTIONS			
3006, 3007 (ALC(TTY) & SLC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
12	↑	1	0,10,20,30,40,50,60,70
12	↑	2	1,11,21,31,41,51,61,71
12	↑	3	2,12,22,32,42,52,62,72
12	↑	4	3,13,23,33,43,53,63,73
12	↑	5	4,14,24,34,44,54,64,74
12	↑	6	5,15,25,35,45,55,65,75
12	↑	7	6,16,26,36,46,56,66,76
12	↑	9	7,17,27,37,47,57,67,77

HEADER DIP B			
OPTIONS			
3006 (PTR) 3007 (BPIOC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
13	↑	1	0,10,20,30,40,50,60,70
13	↑	2	1,11,21,31,41,51,61,71
13	↑	3	2,12,22,32,42,52,62,72
13	↑	4	3,13,23,33,43,53,63,73
13	↑	5	4,14,24,34,44,54,64,74
13	↑	6	5,15,25,35,45,55,65,75
13	↑	7	6,16,26,36,46,56,66,76
13	↑	9	7,17,27,37,47,57,67,77

HEADER DIP B			
OPTIONS			
3006 (PTP) 3025 (2ND BPIOC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
14	↑	1	0,10,20,30,40,50,60,70
14	↑	2	1,11,21,31,41,51,61,71
14	↑	3	2,12,22,32,42,52,62,72
14	↑	4	3,13,23,33,43,53,63,73
14	↑	5	4,14,24,34,44,54,64,74
14	↑	6	5,15,25,35,45,55,65,75
14	↑	7	6,16,26,36,46,56,66,76
14	↑	9	7,17,27,37,47,57,67,77

HEADER DIP B			
OPTIONS			
3006, 3007 (RTC, PRTC (PIC), WDT)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
15	↑	1	0,10,20,30,40,50,60,70
15	↑	2	1,11,21,31,41,51,61,71
15	↑	3	2,12,22,32,42,52,62,72
15	↑	4	3,13,23,33,43,53,63,73
15	↑	5	4,14,24,34,44,54,64,74
15	↑	6	5,15,25,35,45,55,65,75
15	↑	7	6,16,26,36,46,56,66,76
15	↑	9	7,17,27,37,47,57,67,77

FOR DEFAULT:
DEVICE ADDRESS = 04
27C-12 TO 27C-01
29C-12 TO 29C-05

3006 (PTR)
FOR DEFAULT:
DEVICE ADDRESS = 01
27C-13 TO 27C-01
29C-13 TO 29C-02

3007 (BPIOC)
FOR DEFAULT:
DEVICE ADDRESS = 30
27C-13 TO 27C-02
29C-13 TO 29C-01


3006 (PTP)
FOR DEFAULT:
DEVICE ADDRESS = 02
27C-14 TO 27C-01
29C-14 TO 29C-03

3025 (2ND BPIOC)
FOR DEFAULT:
DEVICE ADDRESS = 31
27C-14 TO 27C-04
29C-14 TO 29C-02

FOR DEFAULT:
DEVICE ADDRESS = 20
27C-15 TO 27C-03
29C-15 TO 29C-01

MATERIAL	DWN * Ryan 11/8/74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES -DIMENSIONS ARE IN INCHES -TOLERANCES XXI XXII ANGLES ±.02 ±.05 ±.125	CHK J. C. ... 11/11/74	
SHEET 4 OF 4		SOC DEVICE ADDRESS CONFIGURATION
USED ON NEXT REV	SCALE	SIZE DWG. NO. C LBD1528 A


REV	DATE	REVISION	DR.	CK.
A	7/1/74	RELEASED		
B	10/6/74	REVISED PER ECN'S 1419, 1461	JCB	MS
C	1/9/75	REVISED TO WL REV 6 PER ECN 1533	JCB	MS
D	3/18/75	REVISED TO WL REV 8 PER ECN 1548	JCB	MS
E	3/14/75	REVISED TO WL REV 9 PER ECN 1586	JCB	MS
F	8/2/75	WL TO REV 10/ ECN 1676	JCB	MS
G	7/1/74	WL TO REV 11 PER ECN 1727	JCB	MS



3 6 8

2

4 5 7



PRIME COMPUTER INC.
NATICK, MASS.
SOC
SUB ASSEMBLY WW
D. MEC 2036-XXX G

SHEETS

OPTION	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	WIRE LIST		
SOC	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
VERSATEC	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
GOLLD	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

MATERIAL	DWN	PRIME COMPUTER, INC. NATICK, MASS.		
	CHK			
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES XX XX ANGLS ± .01 ± .05 ± 1/2"	ENG.	DIRECTORY SOC E.V.		
	APPRD			
USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASBY	SHEET OF	C	LBD2282	

II-01

4

3

2

1

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50
-------	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

-	A	A	A	A	B	A																																																
A	B	B	B	B	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A			
B																																																						
C																																																						

REVISED PER ECR 1574 (EQUAL TO W.L. REV 1 FILE NAME WWESL1)	9/21/75	X6	WJZ
RELEASED	12/11/75	JRS	JRE
ADDED SHEETS	2/9/76	JTS	
PER ECR 1729	3/17/76	JTS	RJP

REVISION LEVEL

D

C

B

A

D

C

B

A

REV. NO. 2832 D 87

MATERIAL UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES TOLERANCES .XX .XXX ANGLES ± .02 ± .005 ± 1/2"	DWN	5-15-75	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	Paul Beatrice	
	ENG.	J.C. McNamee 12/24/75	REVISION STATUS SHEET SOC E.V.
	APPRD	M. Spoor 12-21-75	
USED ON	3006-901	SCALE	SIZE DWG. NO.
NEXT ASSY	ESA 2057-901	SHEET 1 OF	C LBD 2282

#02

4

3



2

1

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



LED MNEMONIC	EQUALS USER MNEMONIC	SOURCE LED
ADD -- +		
MODE0 -		
MODE1 -		
MODE2 +		
MODE3 -		
MODE4 -		

I/O BUS ADDRESS
DRIVERS & RECEIVERS

MATERIAL	DWN CHK	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES XX XXX ANGLES ±.02 ±.005 ±1/2"	ENG. APPRD	I/O BUS INTERFACE LOGIC ADDRESS AND MODE LINES	
	USED ON NEXT ASSY	SCALE SHEET OF	SIZE DWG. NO. C LBD 2282

1103






REV. A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



MATERIAL		DWN 24 10 74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES .XX .XXX ANGLES ±.02 ±.005 ±1/2°		CHK	I/O BUS INTERFACE LOGIC ADDRESS DECODING	
		ENG.	REV. AM	
		APPRD	E.V.	
		USED ON	SCALE	SIZE DWG. NO.
		NEXT ASSY	SHEET 3 OF	C LBD 2282




1104

PDF-003


PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
COCMD+		
ADD__+		
DADOK-		
XPMOD-		
XPDEN-		
INAOK-		
CTAOK+		
XPDEE-		
DREDY-		
DADOK+		



MATERIAL	DWN 3/4/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES JXX ±.02 KXX ±.005 ANGLES ±1/2°	CHK	I/O BUS INTERFACE LOGIC ADDRESS PARITY	
ENG.	APPRD	SCALE	SIZE DWG. NO. C LBD 2282
USED ON NEXT ASSY		SHEET 4 OF	REV. B






1105

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
DPI +		

MATERIAL	DWN 3/5/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES JXX JXXX ANGLES ±.02 ±.005 ±1/2"	CHK ENG. APPRD		I/O BUS INTERFACE LOGIC DATA BUS LINES EV
	USED ON NEXT ASSY	SCALE SHEET 5 OF	SIZE DWG. NO. C LBD 2282
			REV. A5

1106

PDF-003

PRIME COMPUTER, INC.



NOTE
 1. PRIME INTERRUPT LOGIC WITH
 OVERRIDE INHIBIT INTERRUPT
 2. CUT X1 TO EXPAND INTERRUPT REQUESTS.
 3. CUT X2 TO IMPLEMENT OVERRIDE INHIBIT INTERRUPTS


MATERIAL		DWN	PRIME COMPUTER, INC.	
		CHK	NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES		ENG.	I/O BUS INTERFACE LOGIC	
.XX .XXX ANGLES ±.02 ±.005 ±1/2°		APPRD	CONTROLLER INTERRUPT	
		USED ON	SCALE	SIZE DWG. NO.
		NEXT ASSY	SHEET 2 OF	C LBD 2282
				REV. EV

II-07

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
CINIA- (CINIT-A)		
CEORA-		
CNPER-		
CFRDO+		
CNDRQ+		
XPDRQ+		

MATERIAL	DWN
	CHK
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES	ENG.
JXX JXX ANGLES	APPRD
±.02 ±.005 ±1/2°	USED ON
	NEXT ASSY

PRIME COMPUTER, INC. NATICK, MASS.	
I/O BUS INTERFACE LOGIC DMX LOGIC	
SCALE	SIZE DWG. NO.
SHEET 7 OF	C LBD2282

PDF-003









IV-08

EV

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



[3] PIOXX-
[11] OTA PIOT

[19] FDLPEL-
[3] STROB-
[19] FDLPER-


IV-09

MATERIAL	DWN 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. APPRD	I/O BUS {ADDRESS} PARITY CHECK DATA
.XX .XXX ANGLES ±.02 ±.005 ± 1/2°	USED ON NEXT ASSY	SCALE SHEET 6 OF
		SIZE DWG. NO C LBD2282

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




11-10

MATERIAL		DWN	5-15-75		PRIME COMPUTER, INC.	
		CHK	Paul Burtice		NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES		ENG.			SOC DATA MUX	
JX ±.02	JXX ±.005	APPRD			SCALE	SIZE DWG. NO.
ANGLES ± 1/2°		USED ON			SHEET 9 OF	C LBD2282
		NEXT ASSY				REV. H

PDF-003

PRIME COMPUTER, INC.



PDF-003


11-1

MATERIAL	DWN 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. APPRD	SOC CONTROLLER READY LOGIC ADDRESS DECODE	
.XX .XXX ANGLES ±.02 ±.005 ±1/2°	USED ON NEXT ASSY	SCALE SHEET 10 OF	SIZE DWG. NO. C LBD2282
			REV. 12

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




MATERIAL	DWN 5-15-15 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG.	SOC MISC I/O BUS RECEIVERS
	APPRD	
JXX ±.02 JXXX ±.005 ANGLES ± 1/2"	USED ON NEXT ASSY	SCALE SHEET II OF
		SIZE DWG. NO. C I RD 2282
		REV. A

11-12

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



DEFINED RAM LOCATIONS


DMA	INTERRUPT	PIO
RX'10	CLOCK MI 0	RXC1 '14
TX'11	CLOCK OV 1	RXC2 '15
BP1'12	RX 2	TXC1 '16
BP2'13	TX 3	TXC2 '17
	BP1 6	
	BP2 7	

MATERIAL	DWN 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. APPRD	SOC DMX, INTERRUPT INTERNAL CONTROL	
XX ±.02 XXX ±.005 ANGLES ± 1/2"	USED ON NEXT ASSY	SCALE SHEET 12 OF	SIZE DWG. NO. C LBD 2282 REV. A

11-13

PDF-003

PRIME COMPUTER, INC.



[12] GRAMA0+
GRAMA1+
GRAMA2+
GRAMA3+
[11] GRAMRE+
[11] GRAMCE-

ADD99+ = GND
ADD00+ = GND
ADD01+ = GND
ADD02+ = GND
ADD03+ = GND
ADD04+ = GND

△ MODE0-1 = 00 ESCAPE
01 DMT
10 DMA
11 DMC

MATERIAL	DWN 5-15-75 CHK Paul Reardon	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES XX .XXX ANGLES ± 1/2° ±.02 ±.005	ENG. APPRD	SOC DMX INTERRUPT RAM	
USED ON NEXT ASSY	SCALE SHEET 3 OF	SIZE DWG. NO. C LBD2232	REV. P





II-14

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



11-15



MATERIAL	DWN 5-15-75 Paul Restric	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. APPRD	SOC RT HOLDING REG	
XX ±.02	XXX ±.005	ANGLES ± 1/2°	USED ON NEXT ASSY
SCALE	SIZE C	DWG. NO. LBD2282	REV. H
SHEET 4 OF			

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



1E16


MATERIAL	DWN 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG.	SOC RX } BAUD CLOCK TX }	
.XX ± .02	.XXX ± .005	ANGLES ± 1/2°	SCALE SHEET 1 OF 5
	USED ON NEXT ASSY	SIZE C	DWG. NO. LBD2282
			REV. A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



IV-17


MATERIAL	DWN	5-15-75	PRIME COMPUTER, INC. NATICK, MASS.	
	CHK	<i>Paul Beatrice</i>		
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES: - DIMENSIONS ARE IN INCHES - TOLERANCES	ENG.		SOC PSAR	
	APPRD			
	USED ON			
±.02	±.005	ANGLES ± 1/2°	SCALE	SIZE DWG. NO.
			SHEET 16 OF	C LBD2232

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



MATERIAL	DWN 5-15-75 Paul Bestica	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES .XX .XXX ANGLES ±.02 ±.005 ±1/2°	CHK	SOC PSAT	
	ENG.	SCALE	SIZE DWG. NO.
	APPRD	SHEET 17 OF	C LBU2282
	USED ON		REV. A
	NEXT ASSY		


IV-18

PDF-003








PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



OCP
 SET INPUT MODE
 OUTPUT MODE
 RX INTERRUPT MODE
 RX DMX MODE
 RX INITIALIZE
 TX INTERRUPT MODE
 TX DMX MODE
 TX INITIALIZE
 A' MODE
 - DIAGNOSTIC SYNC
 NORMAL MODE
 DIAGNOSTIC
 SEARCH FOR SYNC
 SET RT INTERRUPT MODE
 RESET RT INTERRUPT MODE
 RT INITIALIZE






MATERIAL	DWN 5-15-75 Paul Bestica	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES JXX J0XX ANGLES ±.02 ±.005 ± 1/2°	CHK	
ENG.	APPRD	SOC RX } I/O CONTROL TX }
USED ON	NEXT ASSY	
SCALE	SHEET 18 OF	SIZE DWG. NO. C LBD2282
		REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



MATERIAL	DWN 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK ENG. APPRD	
JX ±.02 JXX ±.005 ANGLES ± 1/2°	USED ON NEXT ASSY	SCALE SHEET 19 OF
		SIZE DWG. NO. C LBD 2282
		REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



PDF-003















IV-21

MATERIAL		DWN 5-15-75 <i>Faul Bestrie</i>	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES: - DIMENSIONS ARE IN INCHES - TOLERANCES		CHK	SOC RX } READY LOGIC TX }	
JXX ±.02	JXX ±.05	APPRD	SCALE	SIZE DWG. NO
ANGLES ±1/2°		USED ON	SHEET 20 OF	C LBU 2282
		NEXT ASSY		REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




MATERIAL	DWN 5-15-75 Paul Bestie	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG.	RX } MISC CONTROL & SEARCH FOR TX } SYNC	
.XX ±.02 .XXX ±.005 ANGLES ± 1/2°	APPRD	SCALE -	SIZE DWG. NO.
	USED ON	SHEET 21 OF	C
	NEXT ASSY	LBD 2282	

IV-22

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



△ When current loop TTY cable is installed, CD-01 is jumpered to CD-03.

II-23


PDF-003

MATERIAL		DWN 5-15-75	PRIME COMPUTER, INC.	
		Paul Beatrice	NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES; -DIMENSIONS ARE IN INCHES -TOLERANCES		CHK	SOC 4 PORT RX, TX	
.XX ±.02		ENG.		
.XXX ±.005		APPRD		
ANGLES ± 1/2°	USED ON NEXT ASSY	SCALE SHEET 22 OF	SIZE C	DWG. NO. LBD 2282

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



11-24


MATERIAL	DWN 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK	SOC CON BITS 1-4	
JXX ±.02 JXX ±.05 ANGLES ± 1/2°	ENG. APPRD	SCALE	SIZE DWG. NO. C LBD2232
USED ON NEXT ASSY		SHEET 23 OF	REV. A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




IV-25

MATERIAL	DWN 5-15-75 <i>Paul Bestries</i>	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG.	SOC RTC CONTROL LOGIC	
JXX JXX ANGLES ±.02 ±.005 ±1/2°	APPRD	SCALE	SIZE DWG. NO. C LBD 2282
USED ON	NEXT ASSY	SHEET 24 OF	REV. A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



PDF-003



IV-26

MATERIAL	DWN 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES: - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK	SOC PRTC COUNTER	
JXX JXX ANGLES ±.02 ±.005 ± 1/2"	ENG. APPRD	SCALE	SIZE DWG. NO. C LBD 2282
USED ON NEXT ASSY		SHEET 25 OF	REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16









MATERIAL	DWN 5-15-75 <i>Paul Beatrice</i>	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES .XX .XXX ANGLES ±.02 ±.005 ± 1/2°	CHK	
	ENG.	WATCH DOG TIMER SOC
	APPRD	
	USED ON	SCALE
	NEXT ASSY	SHEET 26 OF
		SIZE DWG. NO. LBD 2282
		REV. A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16








MATERIAL	DWN' 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES XX .XX ANGLES ±.02 ±.005 ±1/2°	CHK	SOC BPI I/O REGISTER	
USED ON	APPRD	SCALE	SIZE DWG. NO.
NEXT ASSY		SHEET 27 OF	C LBD 2282

II-28

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y









MATERIAL		DWN: <i>Schub</i> 2/6/76	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES		CHK	VERSATEC	
JXX ±.02	JXX ±.005	ENG.	BPI I/O REGISTER	
ANGLES ± 1/2°		APPRD	E.V M	
		USED ON	SCALE	SIZE DWG. NO.
		NEXT ASSY	SHEET 274 OF	C LBD 2282
				REV 1

PDF-003

11-29

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




MATERIAL	DWG# <i>Sudo</i> 2/6/76	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES XX .XXX ANGLES ± .02 ± .005 ± 1/2°	CHK ENG. APPRD	GOULD BPI I/O REGISTER E.V.M.
USED ON NEXT ASSY	SCALE SHEET 27B.F	SIZE DWG. NO C LBD2282 1

II-29A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



PDF-003


III-30

MATERIAL		DWN 5-15-75 Paul Beatrice		PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES		ENG. APPRD		SOC BPI CONTROL LOGIC	
.XX ±.02	.XXX ±.005	ANGLES ± 1/2°	USED ON NEXT ASSY	SCALE SHEET 26 OF	SIZE DWG. NO. LBI 2282 REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



DAT13+	4	1D	10	2	BIN+	
DAT14+	12	2D	20	10	BPIBYP+	
DAT15+	5	3D	30	11	BPIBYP-	
DAT16+	13	4D	40	12	FIRVS+	
BPIINI-	1	C	9L	13	16	FIOTA+

W148 9K

W148 9K

W148 9K


MATERIAL	DWN	PRIME COMPUTER, INC.
	<i>Scholar</i> 4/6/76	NATICK, MASS.
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK	
JXX JXX ANGLES ±.02 ±.025 ± 1/2°	ENG.	
	APPRD	
NEXT ASSY	USED ON	SCALE
		SHEET: 1/20F
		SIZE DWG. N
		LBD 2282
		REV

PDF-003

IV-30A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




PDF-003

MATERIAL		DWN	5-15-75	PRIME COMPUTER, INC.	
		CHK	Paul Beatrice	NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES		ENG.		SOC	
.XX ±.02		APPRD		BPI DEVICE INTERFACE	
.XXX ±.005		USED ON		SCALE	SIZE DWG. NO.
ANGLES ± 1/2°		NEXT ASSY		SHEET 29 OF	C LBD2282
				REV.	13

11-31

PRIME COMPUTER, INC.


A B C D E F G H J K L M N P R S T V W X Y



MATERIAL	DWN <i>Solo</i> 2/6/76	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK	
JXX JXX ANGLES ±.02 ±.05 ± 1/2"	ENG.	VERSATEC BPI DEVICE INTERFACE F.V.
USED ON NEXT ASSY	APPRD	
	SCALE	SIZE DWG. NO. C LBD2282
	SHEET 29AOF	REV. 2

II-31A

PRIME COMPUTER, INC.





MATERIAL		DWN <i>del</i> 2/6/76	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES		CHK	GOULD	
JXX JXX ANGLES ±.02 ±.005 ±1/2"		ENG.	BPI DEVICE INTERFACE E.V.	
USED ON	SCALE	APPRD	SIZE	DWG. NO.
NEXT ASSY	SHEET 29 BDF		C	LBD2282
				REV. 2

II-31-B

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16













MATERIAL	DWN	5-15-75	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	Paul Beatrice	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG.		SOC BP2 I/O REGISTER
	APPRD		
JXX ±.02	USED ON	SCALE	SIZE DWG. NO.
XXX ±.005	NEXT ASSY	SHEET 30 OF	C LBD 2282
ANGLES ±1/2°			REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



MATERIAL	DWN <i>Lado</i> 2/6/76	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES X1 ±.02 X3 ±.03 ANGLES ± 1/2°	ENG. APPRD	VERSATEC BP2 I/O REGISTER E.V.
USED ON NEXT ASSY	SCALE SHEET 30A OF	SIZE DWG. NO. LBD 2282 REV. 1



II-32-A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



MATERIAL		DWN <i>Sedor 2/6/76</i>	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES XX ±.02 XXX ±.005 ANGLES ± 1/2°		CHK	GOULD BP2 I/O REGISTER E.V.	
USED ON NEXT ASSY		ENG. APPRD	SCALE SHEET 30/30F	SIZE C
		DWG. NO. LBD 2282		REV. 2


II-32B

PDF-003

PRIME COMPUTER, INC.


A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



MATERIAL	DWN 5-15-75 Paul Beatrice	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES JX .XXX ANGLES ±.02 ±.005 ±1/2°	CHK	
ENG.	APPRD	SOC BP2 CONTROL LOGIC
USED ON NEXT ASSY	SCALE	
	SHEET 31 OF	SIZE DWG. NO. C LBD 2282
		REV. A

PRIME COMPUTER, INC.




11-33A

MATERIAL	DWN <i>ddo</i> 2/6/76	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG.	VERSATEC BP2 CONTROL LOGIC E.V.
JXX JXX ANGLES ±.02 ±.005 ±1/2"	APPRD	
USED ON	SCALE	SIZE DWG. NO.
NEXT ASSY	SHEET 31AOF	C LBD 2282 1

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




II-33-B

MATERIAL	DWN <i>Sador</i> 2/6/76	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES JXX ±.02 JXX ANGLES ± 1/2"	CHK ENG APPRD	GOULD BP2 CONTROL LOGIC E.V.
USED ON NEXT ASSY	SCALE SHEET 31 OF	SIZE DWG. NO. LBD 2282 1

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




PDF-003

II-34

MATERIAL	DWN 5-15-75 <i>Paul Beatrice</i>	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES; -DIMENSIONS ARE IN INCHES -TOLERANCES .XX .XXX ANGLES ±.02 ±.005 ±1/2°	CHK	
	ENG.	SOC
	APPRD	BP2 DEVICE INTERFACE
USED ON	SCALE	SIZE DWG. NO.
NEXT ASSY	SHEET 32 OF	C LBD2232
		REV. B

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




PDF-003

II-34A

MATERIAL		DWN <i>Adler</i> 2/9/76	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES X .02 XX .05 ANGLES ± 1/2°		CHK	VERSATEC BP2 DEVICE INTERFACE E.V.	
USED ON	SCALE	APPRD	SHEET	DATE NO.
NEXT ASSY	SHEET 32A OF		C	LBD 2282

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R R S T V W X Y



MATERIAL		DWN <i>Sador</i> 2/9/76	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES		CHK	GOULD BP2 DEVICE INTERFACE E.V.	
JOX ±.02	JOX ±.05	APPRD	USED ON	SCALE
ANGLES ±1/2°		NEXT ASSY	SCALE	SIZE DWG. NO. C LBD2282
			SHEET 32 OF 37	2

IV-34-B

	Z	Y	X	W	V	U	T	S	R	Q	P	O	N
	74H50	PSAT PT1482-B	7474	74174	74174	74174	74174	74174	74153	74H74	7404	74H74	8262
	1489		7474	7404	7404	74175	74157	74153	74H00	8262	74H04	8095	8095
	1488	PSAR PR1472-B	745112	7497	7497	74174	74157	74153	74H10	8262	8095	8095	
	1489	7408	7404	7408	7497	7497	74H04	SPARE	74153	82562	8225	74H04	8262
	1489	7474	74174	7474	74174	74174	74H04	74H04	74153	82562	8225	74H04	8095
	74151	7474	74174	7474		74174	74175	74161	74153		R3 2K	7442	8095
	1488	74155	74175	7408	74154	74161	74175	74161	74153	W134	8225	7442	8262
	7438	7432	74175	7474	7408	74153	74175	74161	74153	W135	8225	74H04	8095
		7400	7474	7474	7474	7408	74175	74161	74158	7402	R4 2K	74H04	8095
	74158		74174	7474	745112	7410	74H11	74H08	74H20	7432		74H04	8262
	74158	74158	7474	74H11		74H30	745112	74H00	74H52	74H20	74H04	7442	8094
	RES 1K	74158	74H08	7400	74150	74174	74155	7410	74H00	74H00	74H04	7442	74H21
		74175	74157	74H00	74151	74148	74155	7410	74H08	74H52	74H04	74H20	74H11
	W133	74175	7400	74H11	W162	9602	RC120	74H11	74H11	74H52	74H00	74H21	74H01
	RES 1K	74157	74175	W151	745112	7474	74H50	74H11	74H00	74H50	74H08	R2 2K	74H00
	74H08	74175	74157	7486	7400	9602	7408	74H00	74H21	74H53	7400	74H10	74H10
		74175	74157	W159	7404	R21 10K	74H00	7400	74H00	745112	74H08	74H11	74H55
	RES 1K	74157	7414	W156		9602	7474	74161	74H00		745112	74H74	74H106
	74H01	74175	7400	74H00	RC 119	7420	7474	7474	74H08	74H04	7474	74H53	74H74
	74H01	74175	74H11	7408	9602	74H53	74155	7474	74174	7400	74H08	74H08	74H04
	RES 1K	74157	74175	W148	74H53	7414	74153	7474	7408	74157	74157	74H50	74H20
	74H01	74175	74157	74H50	7420	7474	7408	745112	7474	SPARE	SPARE	74H00	R1 15K
	74H01	74175	7486	745112	W154	7408	74253	R5 2K	9602		74H00	74H10	74H50
	7414	74157	7400	9602	7474	74H00	7408	74H21	7474	SPARE	74H08	745112	74H04
	W152	W153	7404	RC 116	9602	74174	7474	74253	7452	SPARE	7474	74H08	745112

II-35

PRIME COMPUTER INC.
 MATYCK, MAE
 VERSATEC
 DIP ALLOCATION E.V.

DATE: 2/9/74
 PART NO: 1009-902
 REV: 1
 C LBD 2282

	Z	S	J	Y	T	I	O	U	M	D	C	B	A
74H50	PSAT PT1482-B	7474	74174	74174	74174	74174	74174	74155	74H74	7404	74H74	8262	
1489		7474	7404	7404	7404	74175	74157	74153	74H00	8262	74H04	8095	
1488	PSAR PR1472-B	74S112	7497	7497	74174	74157	74153	74H10	8262	8095	8095		
1489	7408	7404	7408	7497	7497	74H04	SPARE	74153	82562	8225	74H04	8262	
1489	7474	74174	7474	74174	74174	74H04	74H04	74153	82562	8225	74H04	8095	
74151	7474	74174	7474		74174	74175	74161	74153		RES-2K-R3	7442	8095	
1488	74155	74175	7408	74154	74161	74175	74161	74153	HDR 2	8225	7442	8262	
7438	7432	74175	7474	7408	74153	74175	74161	74153	HDR 1	8225	74H04	8095	
	7400	7474	7474	7474	7408	74175	74161	74158	7402	RES-2K-R4	74H04	8095	
74158		74174	7474	74S112	7410	74H11	74H08	74H20	7432		74H04	8262	
74158	74158	7474	74H11		74H30	74S112	74H00	74H52	74H20	74H04	7442	8094	
RES 1K	74158	74H08	7400	74150	74174	74155	7410	74H00	74H00	74H04	7442	74H21	
74H01	74175	74157	74H00	74151	74148	74155	7410	74H08	74H52	74H04	74H20	74H11	
74H01	74175	7400	74H11	HDR	9602	RC NET	74H11	74H11	74H52	74H00	74H21	74H01	
RES 1K	74157	74175	HDR	74S112	7474	74H50	74H11	74H00	74H50	74H08	RES-2K-R2	74H00	
74H01	74175	74157	7486	7400	9602	7408	74H00	74H21	74H53	7400	74H10	74H10	
74H01	74175	74157	HDR	7404	RC NET	74H00	7400	74H00	74S112	74H08	74H11	74H55	
RES 1K	74157	7414	HDR		9602	7474	74161	74H00		74S112	74H74	74H106	
74H01	74175	7400	74H00	RC NET	7420	7474	7474	74H08	74H04	7474	74H53	74H74	
74H01	74175	74H11	7408	9602	74H53	74155	7474	74174	7400	74H08	74H08	74H04	
RES 1K	74157	74175	HDR	74H53	7474	74155	7474	7408	74157	74157	74H50	74H20	
74H01	74175	74157	74H50	7420	7474	7408	74S112	7474	SPARE	SPARE	74H00	RES-2K-R1	
74H01	74175	7486	74S112	HDR	7408	74S253	RES-2K-R5	9602		74H00	74H10	74H30	
7414	74157	7400	9602	7474	74H00	7408	74H21	7474	SPARE	74H08	74S112	74H04	
HDR	HDR	7404	RC NET	9602	74174	7474	74S253	7452	SPARE	7474	74H08	74S112	

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

IV-36

PRIME COMPUTER INC.
NATICK, MASS.

SOC
DIP ALLOCATION E.V.

5-13-15
Paul Basore
CHK

APP'D

USED ON 1001-1011
NEXT ASBY

SCALE 100%
SHEET 3 OF 3

DATE 10/11/74
C LBD 2282
REV. A

	Z	S	J	Y	T	I	O	L	W	D	U	D	C
	74H50	PSAT PT1482B	7474	74174	74174	74174	74174	74174	74153	74H74	7404	74H74	8262
	1489		7474	7404	7404	74175	74157	74153	74H00	8262	74H04	8095	8095
	1488	PSAR PR1472B	745112	7497	7497	74174	74157	74153	74H10	8262	8095	8095	8095
	1489	7408	7404	7408	7497	7497	74H04	SPARE	74153	8256E	8229	74H04	8262
	1489	7474	74174	7474	74174	74174	74H04	74H04	74153	8256E	8229	74H04	8095
	74151	7474	74174	7474		74174	74175	74161	74153		R3 2K	7442	8095
	1488	74153	74175	7408	74154	74161	74175	74161	74153	W134	8225	7442	8262
	7438	7432	74175	7474	7408	74153	74175	74161	74153	W135	8225	74H04	8095
		7400	7474	7474	7474	7408	74175	74161	74158	7402	R4 2K	74H04	8095
	74158		74174	7474	745112	7410	74H11	74H08	74H20	7432		74H04	8262
	74158	74158	7474	74H11		74H30	745112	74H00	74H52	74H20	74H04	7442	8094
	RES 1K	74158	74H08	7400	74150	74174	74153	7410	74H00	74H00	74H04	7442	74H21
	74H01	74175	74157	74H00	74151	74148	74153	7410	74H08	74H52	74H04	74H20	74H11
	74H07	74175	7400	74H11	W163	9602	RC120	74H11	74H11	74H52	74H00	74H21	74H01
	RES 1K	74157	74175	W151	745112	7474	74H50	74H11	74H00	74H50	74H08	R2 2K	74H00
	74H08	74175	74157	7486	7400	9602	7408	74H00	74H21	74H53	7400	74H10	74H10
		74175	74157	W144	7404	RC117	74H00	7400	74H00	745112	74H08	74H11	74H55
	RES 1K	74157	7414	W158		9602	7474	74161	74H00	745112	74H74	74H106	74H106
	74H08	74175	7400	74H00	RC119	7420	7474	7474	74H08	74H04	7474	74H53	74H74
	74H08	74175	74H11	7408	9602	74H53	74153	7474	74174	7400	74H08	74H08	74H04
	RES 1K	74157	74175	W148	74H53	7474	74153	7474	7408	74157	74157	74H50	74H20
	74H01	74175	74157	74H50	7420	7474	7408	745112	7474	SPARE	SPARE	74H00	RI 15K
	74H01	74175	7486	745112	W147	7408	745253	R5 2K	9602		74H00	74H10	74H50
	7414	74157	7408	9602	7474	74H00	7408	74H21	7474	SPARE	74H08	745112	74H04
	W149	W146	7404	RC118	9602	74174	7474	745253	7452	SPARE	7474	74H08	745112

PRIME COMPUTER INC.
MATCH, MODEL

GOULD
DIP ALLOCATION E.V.


2/10/76

8008-202

C LBD 2282 1

II-37

207



(SOLDER SIDE)


NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN
VCC1	CA-1	BMCABL+	CA-51	VCC1	CB-1	BPA12+	CB-51
VCC1	CA-2		CA-52	VCC1	CB-2	BPA13+	CB-52
SHIELD(GND)	CA-3		CA-53	GND	CB-3	BPA14+	CB-53
BPCBPRT+	CA-4		CA-54	ISO(PARE)	CB-4	BPA15+	CB-54
BPCDEN+	CA-5		CA-55	BMA99-	CB-5	BPA16+	CB-55
GND	CA-6	BMAPEL+	CA-56	BMA00-	CB-6	BPA1P+	CB-56
BPCDPND-	CA-7	BMAPER+	CA-57	BMA01-	CB-7	GND	CB-57
BPCDPNA-	CA-8	BMDPEL-	CA-58	BMA02-	CB-8	BPARP+	CB-58
BPCDPNB-	CA-9	BMDPER-	CA-59	BMA03-	CB-9	BPCPIO+	CA-59
BPCDPNC-	CA-10	GND	CA-60	BMA04-	CB-10	BPAPE-	CA-60
BPCDPND-	CA-11	BMD01+	CA-61	BMA05-	CB-11	BPCGOY+	CA-61
BPCDPNE-	CA-12	BMD02+	CA-62	BMA06-	CB-12	BPCREDY-	CA-62
BPCDPNF-	CA-13	BMD03+	CA-63	BMA07-	CB-13	BPDLP+	CA-63
BPCDPNG-	CA-14	BMD04+	CA-64	BMA08-	CB-14		CA-64
BPCDPNH-	CA-15	BMD05+	CA-65	BMA09-	CB-15	BPD01+	CA-65
BPCDEN+	CA-16	BMD06+	CA-66	BMA10-	CB-16	BPD02+	CA-66
BPCIPND-	CA-17	BMD07+	CA-67	BMA11-	CB-17	BPD03+	CA-67
BPCIPNA-	CA-18	BMD08+	CA-68	BMA12-	CB-18	BPD04+	CA-68
BPCIPNB-	CA-19	BMD09+	CA-69	BMA13-	CB-19	BPD05+	CA-69
BPCIPNC-	CA-20	BMD10+	CA-70	BMA14-	CB-20	BPD06+	CA-70
BPCIPND-	CA-21	BMD11+	CA-71	BMA15-	CB-21	BPD07+	CA-71
SHIELD(GND)	CA-22	BMD12+	CA-72	BMA16-	CB-22	BPD08+	CA-72
BPCICPN+	CA-23	BMD13+	CA-73	BMALP-	CB-23	BPD09+	CA-73
GND	CA-24	BMD14+	CA-74	BMARP-	CB-24	BPD10+	CA-74
BPCCHI+	CA-25	BMD15+	CA-75	HPVWFL-	CB-25	BPD11+	CA-75
SHIELD(GND)	CA-26	BMD16+	CA-76	GND	CB-26	VI2-	CA-76
	CA-27	BMDLP-	CA-77	VCORE1	CA-27	VI2-	CA-77
	CA-28	BMDORP-	CA-78	VCORE1	CA-28	BPD12+	CA-78
BPCOR+	CA-29	BMCSELB-	CA-79	BPA01+	CB-29	GND	CA-79
	CA-30	GND	CA-80	GND	CB-30	BPD13+	CA-80
	CA-31	BMCSELB-	CA-81	BPA02+	CB-31	BPD14+	CA-81
	CA-32	BMCSELV-	CA-82	BPA03+	CB-32	BPD15+	CA-82
	CA-33	BMCINDH-	CA-83	BPA04+	CB-33	BPD16+	CA-83
	CA-34	BMCWRB-	CA-84	BPA05+	CB-34	BPCMOD0+	CA-84
	CA-35	BMCWLB-	CA-85	BPA06+	CB-35	BPCMOD1+	CA-85
	CA-36	BMCREFSH-	CA-86	BPA07+	CB-36	BPCMOD2+	CA-86
	CA-37	BMCYS1-	CA-87	BPA08+	CB-37	BPCMOD3+	CA-87
BPCIOVI-	CA-38	BMCWSTRB-	CA-88	BPA09+	CB-38	BPCINMOD+	CA-88
	CA-39	BMCYS2-	CA-89	BPA10+	CB-39	BPCSLK+	CA-89
	CA-40	BPCFLK+	CA-90	BPA11+	CB-40	VI2+	CA-90
	CA-41	BMCSS01-	CA-91	HSYSCLR-	CB-41	GND	CA-91
GND	CA-42	BPCIR9-	CA-92	GND	CB-42	VCORE2	CA-92
BMCVBLR+	CA-43	BMCSS02-	CA-93	VCORE2	CA-43	BPDPEL-	CA-93
	CA-44	BPCDR9-	CA-94	VCORE2	CA-44	GND	CA-94
	CA-45	BMCSS03-	CA-95	BPDPEL-	CA-45	BPDPER-	CA-95
	CA-46	BMCPRCH-	CA-96	GND	CA-46	GND	CA-96
BMCWBL+	CA-47	BMCENBL-	CA-97	BPDPER-	CA-47	VSS	CA-97
SHIELD(GND)	CA-48	GND	CA-98	BPAPEL-	CA-48	VSS	CA-98
VCC1	CA-49	VCC2	CA-99	BPA99+	CB-49	VBB	CA-99
VCC1	CA-50	VCC2	CA-100	BPA00+	CB-50	VBB	CA-100

(SOLDER SIDE)

NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN
EIAC4+	CC-1	RXEIA1+	CD-1	B20D01+	CE-1	D10D01+	CF-1				
GND	CC-2	GND	CD-2	GND	CE-2	GND	CF-2				
EIAC3+	CC-3	CLIN+	CD-3	B20D02+	CE-3	B10D02+	CF-3				
GND	CC-4	GND	CD-4	GND	CE-4	GND	CF-4				
EIAC3+	CC-5	CLIN+	CD-5	B20D03+	CE-5	B10D03+	CF-5				
GND	CC-6	GND	CD-6	GND	CE-6	GND	CF-6				
EIAC2+	CC-7	CLIN+	CD-7	B20D04+	CE-7	B10D04+	CF-7				
GND	CC-8	GND	CD-8	GND	CE-8	GND	CF-8				
EIAC1+	CC-9	TXCL2-	CD-9	B20D05+	CE-9	B10D05+	CF-9				
GND	CC-10	GND	CD-10	GND	CE-10	GND	CF-10				
TXEIA3-	CC-11	TXCL1-	CD-11	B20D06+	CE-11	B10D06+	CF-11				
GND	CC-12	GND	CD-12	GND	CE-12	GND	CF-12				
TXEIA4-	CC-13	TXCL3-	CD-13	B20D07+	CE-13	B10D07+	CF-13				
GND	CC-14	GND	CD-14	GND	CE-14	GND	CF-14				
TXEIA1-	CC-15	TXCL4-	CD-15	B20D08+	CE-15	B10D08+	CF-15				
GND	CC-16	GND	CD-16	GND	CE-16	GND	CF-16				
TXEIA2-	CC-17	GND	CD-17	B20D09+	CE-17	B10D09+	CF-17				
GND	CC-18	GND	CD-18	GND	CE-18	GND	CF-18				
EIAC1+	CC-19	TXCLRE+	CD-19	B20D10+	CE-19	B10D10+	CF-19				
GND	CC-20	GND	CD-20	GND	CE-20	GND	CF-20				
INBIT3-	CC-21	TXCLR1+	CD-21	B20D11+	CE-21	B10D11+	CF-21				
GND	CC-22	GND	CD-22	GND	CE-22	GND	CF-22				
INBIT4-	CC-23	TXCLR3+	CD-23	B20D12+	CE-23	B10D12+	CF-23				
GND	CC-24	GND	CD-24	GND	CE-24	GND	CF-24				
INBIT3-	CC-25	TXCLR4+	CD-25	B20D13+	CE-25	B10D13+	CF-25				
GND	CC-26	GND	CD-26	GND	CE-26	GND	CF-26				
INBIT2-	CC-27	GND	CD-27	B20D14+	CE-27	B10D14+	CF-27				
GND	CC-28	GND	CD-28	GND	CE-28	GND	CF-28				
INBIT1-	CC-29	B20D15+	CD-29	B20D15+	CE-29	B10D15+	CF-29				
GND	CC-30	GND	CD-30	GND	CE-30	GND	CF-30				
INBIT1-	CC-31	EXTCLA+	CD-31	B20D16+	CE-31	B10D16+	CF-31				
GND	CC-32	GND	CD-32	GND	CE-32	GND	CF-32				
RXEIA1+	CC-33	SCOPECY	CD-33	DESKS	CE-33	DISKS	CF-33				
GND	CC-34	GND	CD-34	GND	CE-34	GND	CF-34				
RXEIA2+	CC-35	WDTTSI	CD-35	BZMYV-	CE-35	DIMYF	CF-35				
GND	CC-36	GND	CD-36	GND	CE-36	GND	CF-36				
PREXCL+	CC-37	WDTEXS-	CD-37	DZRDY	CE-37	DIRDY	CF-37				
GND	CC-38	GND	CD-38	GND	CE-38	GND	CF-38				
RXEIA3+	CC-39	RETOUT-	CD-39	BZOTA	CE-39	DIOTA	CF-39				
GND	CC-40	GND	CD-40	GND	CE-40	GND	CF-40				
RXEIA4+	CC-41	EXPF1-	CD-41	DZSTRB	CE-41	DISTRB	CF-41				
GND	CC-42	GND	CD-42	GND	CE-42	GND	CF-42				
PTXCL+	CC-43	RETIN-	CD-43	DZMYR	CE-43	DIMYR	CF-43				
GND	CC-44	GND	CD-44	GND	CE-44	GND	CF-44				

IV-38


MATERIAL	DWN <i>Solder 2/9/76</i>	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK	
JXX ±.08	JXX ±.005	CONNECTOR SIGNAL(E.V.) NAME LIST, SOC
ANGLES ±1/2"	USED ON NEXT ASSY	
SCALE	SIZE DWG. NO.	SHEET 34 OF 34 C LBD2232 1



IV-39

PREREQUISITE
 3006-901
 3007-901
 3008-902
 3009-902
 ANY


PRIME COMPUTER, INC. FRAMINGHAM, MASS		DRAWING NO. C LBD 2282	
SHEET 41		REV. 1	
DATE: 2/10/76		BY: [Signature]	
PART NO. 8094		QTY. 1000	
MATERIAL: NONE		MATERIAL: NONE	
DESCRIPTION: SOC ASSEMBLY E.V.		DESCRIPTION: SOC ASSEMBLY E.V.	
SHEET 41		SHEET 41	



IV-40

PRE REQUISITE
 3006-901
 3007-901
 3008-902
 3009-902
 ANY

PRIME COMPUTER, INC. FRAMINGHAM, MASS		2/10/76	
SOC ASSEMBLY E.V		WDT OPTION	
C LBD2282			



IV-41

PREREQUISITE
3007-901

PRIME COMPUTER, INC. FRAMINGHAM, MASS.		SOC ASSEMBLY E.V. RTC/ALC/16 BIT BF/DMA/PIC BPIOC OPTION	
DATE 2/10/76	BY [Signature]	REV. [Blank]	REV. [Blank]
<small> THIS DRAWING IS THE PROPERTY OF PRIME COMPUTER, INC. IT IS TO BE USED ONLY FOR THE PROJECT AND FOR WHICH IT WAS PREPARED. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF PRIME COMPUTER, INC. </small>		<small> DATE 2/10/76 BY [Signature] </small>	<small> REV. [Blank] </small>
<small> PART NO. 3007-901 REV. 001 </small>		<small> DRAWING NO. CIBD2282 </small>	<small> SHEET NO. 1 </small>

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

CON 1719-001 (REF)

01	160
02	150
03	140
04	130
05	120
06	110
07	100
08	90

HEADER DIP A (SITE 35D)

CON 1719-001 (REF)

01	160
02	150
03	140
04	130
05	120
06	110
07	100
08	90

HEADER DIP B (SITE 37D)

HEADER DIP A			
OPTIONS			
3006, 3007 (ALC(TTY) & SLC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
12	↑	1	00-07
12	↑	2	10-17
12	↑	3	20-27
12	↑	4	30-37
12	↑	5	40-47
12	↑	6	50-57
12	↓	7	60-67
12	TO	9	70-77

HEADER DIP A			
OPTIONS			
3006 (PTR) 3007 (BPIOC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
13	↑	1	00-07
13	↑	2	10-17
13	↑	3	20-27
13	↑	4	30-37
13	↑	5	40-47
13	↑	6	50-57
13	↓	7	60-67
13	TO	9	70-77

HEADER DIP A			
OPTIONS			
3006 (PTP) 3025 (2ND BPIOC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
14	↑	1	00-07
14	↑	2	10-17
14	↑	3	20-27
14	↑	4	30-37
14	↑	5	40-47
14	↑	6	50-57
14	↓	7	60-67
14	TO	9	70-77

HEADER DIP A			
OPTIONS			
3006, 3007 (RTC, PRTC (PIC), WDT)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
15	↑	1	00-07
15	↑	2	10-17
15	↑	3	20-27
15	↑	4	30-37
15	↑	5	40-47
15	↑	6	50-57
15	↓	7	60-67
15	TO	9	70-77

HEADER DIP B			
OPTIONS			
3006, 3007 (ALC(TTY) & SLC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
12	↑	1	0,10,20,30,40,50,60,70
12	↑	2	1,11,21,31,41,51,61,71
12	↑	3	2,12,22,32,42,52,62,72
12	↑	4	3,13,23,33,43,53,63,73
12	↑	5	4,14,24,34,44,54,64,74
12	↑	6	5,15,25,35,45,55,65,75
12	↓	7	6,16,26,36,46,56,66,76
12	TO	9	7,17,27,37,47,57,67,77

HEADER DIP B			
OPTIONS			
3006 (PTR) 3007 (BPIOC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
13	↑	1	0,10,20,30,40,50,60,70
13	↑	2	1,11,21,31,41,51,61,71
13	↑	3	2,12,22,32,42,52,62,72
13	↑	4	3,13,23,33,43,53,63,73
13	↑	5	4,14,24,34,44,54,64,74
13	↑	6	5,15,25,35,45,55,65,75
13	↓	7	6,16,26,36,46,56,66,76
13	TO	9	7,17,27,37,47,57,67,77

HEADER DIP B			
OPTIONS			
3006 (PTP) 3025 (2ND BPIOC)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
14	↑	1	0,10,20,30,40,50,60,70
14	↑	2	1,11,21,31,41,51,61,71
14	↑	3	2,12,22,32,42,52,62,72
14	↑	4	3,13,23,33,43,53,63,73
14	↑	5	4,14,24,34,44,54,64,74
14	↑	6	5,15,25,35,45,55,65,75
14	↓	7	6,16,26,36,46,56,66,76
14	TO	9	7,17,27,37,47,57,67,77

HEADER DIP B			
OPTIONS			
3006, 3007 (RTC, PRTC (PIC), WDT)			
JUMPER		DEVICE ADDRESS	
PIN	TO PIN		
15	↑	1	0,10,20,30,40,50,60,70
15	↑	2	1,11,21,31,41,51,61,71
15	↑	3	2,12,22,32,42,52,62,72
15	↑	4	3,13,23,33,43,53,63,73
15	↑	5	4,14,24,34,44,54,64,74
15	↑	6	5,15,25,35,45,55,65,75
15	↓	7	6,16,26,36,46,56,66,76
15	TO	9	7,17,27,37,47,57,67,77

FOR DEFAULT:
DEVICE ADDRESS = 04
35D-12 TO 35D-01
37D-12 TO 37D-05

3006 (PTR)
FOR DEFAULT:
DEVICE ADDRESS = 01
35D-13 TO 35D-01
37D-13 TO 37D-02

3006 (PTP)
FOR DEFAULT:
DEVICE ADDRESS = 02
35D-14 TO 35D-01
37D-14 TO 37D-03

FOR DEFAULT:
DEVICE ADDRESS = 20
35D-15 TO 35D-03
37D-15 TO 37D-01

3008 - 3009
FOR MANUFACTURING TEST
ADDRESS = 71
35D-12 TO 35D-09
37D-12 TO 37D-02

3007 (BPIOC)
FOR DEFAULT:
DEVICE ADDRESS = 30
35D-13 TO 35D-02
37D-13 TO 37D-01

3025 (2ND BPIOC)
FOR DEFAULT:
DEVICE ADDRESS = 31
35D-14 TO 35D-04
37D-14 TO 37D-02

3008 & 3009
FOR MANUFACTURING TEST
ADDRESS = 70
35D-15 TO 35D-09
37D-15 TO 37D-01


3008 & 3009
FOR DEFAULT
ADDRESS = 33
35D-13 TO 35D-04
37D-13 TO 37D-04

3008 & 3009
FOR DEFAULT
ADDRESS = 34
35D-14 TO 35D-04
37D-14 TO 37D-05

MATERIAL	DWN <i>John</i> 2/9/76	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES	ENG. APPRD	SOC DEVICE ADDRESS CONFIGURATION E.V.
JXX JXX ANGLES ±.02 ±.005 ± 1/2°	USED ON NEXT ASSY	
	SCALE	SIZE DWG. NO. SHEET 4 OF 7 C LBD22&2 2

M	LTR	DATE	REVISION
A	18/1/75	RELEASED	
B	7/1/76	PER ECR 1729	

REMOVE THIS DIP FROM 1 BOARD
WHEN 2 OR MORE SOC BOARDS
ARE IN THE SAME SYSTEM




3007-901 COMPONENTS	LOCATION
RC 108	1K
RC 109	17H
W 116	35D
W 117	37D
W 189	21K
W 140	9K
W 142	15K
W 145	5J
W 146	1M
W 150	1N
W 155	17K
W 161	23J
74H01	5K, 7M, 11M, 18N, 17H, 15M, 23N, 27M
RES 1K	9K, 18N, 21N, 27M

STAMP PART NO. 6 REV. IN BLACK AS SHOWN

MATERIAL SEE BOM	DATE 10/20/75	PRIME COMPUTER, INC. FRAMINGHAM, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND -GROUP BUBBLES -DIMENSIONS ARE IN INCHES -TOLERANCES -XK ±.05 -XZ ±.03 -ANGLES ±1/2°	APPROVED 10-21-75	
USED ON NEXT ASSY	SCALE NONE	D 3007-901

M	LTR	DATE	REVISION	DR.	CL.
B	14/1/75	RELEASED		JCL	JPL
B	4/1/76	PER ECR 1729		JTS	GV

REMOVE THIS DIP FROM I BOARD WHEN 2 OR MORE SOC BOARDS ARE IN THE SAME SYSTEM



3006-901 COMPONENTS	LOCATION
RC 101	1K
RC 102	17H
W 101	35D
W 102	37D
W 141	9K
W 143	1M
W 147	5J
W 151	21K
W 152	1N
W 157	15K
W 160	17K
W 163	23J
74H01	5H, 7H, 11H, 15H, 17H, 19H, 23H, 25H
RES 1K	9N, 15N, 21N, 27N



STAMP PART NO. & REV. IN BLACK AS SHOWN

MATERIAL SOC 60M	DWN 10/17/75	PRIME COMPUTER, INC. FRAMINGHAM, MASS.
UNLESS OTHERWISE SPECIFIED REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES TOLERANCES IN .001 ANGLES 30° ± .001	CHK 14/01/75	
APPROD		SOC ASSEMBLY EV.
USED ON NEXT ASSY		RTC/AL/PTR-P/DMA/FIC
SCALE NONE	SHEET 1 OF 1	SIZE Dwg. No. 3006-901

444

WIRE LIST				COM- MENTS
FROM	TO	BASE COLOR	STRIP COLOR	
CI-01	OPEN END	BLK	—	T P
CI-02		WHT	—	
CI-03		YEL	—	
CI-04		ORG	—	
CI-05		GRN	—	
CI-06		GRY	—	
CI-07		BLK	WHT	
CI-08		BLK	RED	
CI-09		BLK	GRN	
CI-10		BLK	ORG	
CI-11		BLK	YEL	
CI-12		BLK	BLUE	
CI-13		WHT	BLK	
CI-14		WHT	RED	
CI-15		WHT	GRN	
CI-16		WHT	ORG	
CI-17		WHT	BLUE	
CI-18		WHT	YEL	
CI-19		WHT	BRWN	
CI-20		WHT	GRY	
CI-21		YEL	BLK	
CI-22		YEL	RED	
CI-23		YEL	GRN	
CI-24		YEL	BLUE	
CI-25		YEL	BRWN	
CI-26		YEL	GRY	
CI-27		ORG	BLK	
CI-28		ORG	RED	
CI-29		ORG	GRN	
CI-30		ORG	BLUE	
CI-31		ORG	BRWN	
CI-32		ORG	GRY	
CI-33		GRN	BLK	
CI-34		GRN	RED	
CI-35		GRN	WHT	
CI-36		GRN	BLUE	
CI-37		GRN	BRWN	
CI-38		GRN	YEL	
CI-39		GRN	GRY	
CI-40		GRY	BLK	
CI-41		GRY	RED	
CI-42		GRY	WHT	
CI-43		GRY	YEL	
CI-44	OPEN END	GRY	ORG	

LTR	DATE	REVISION	DR.	CK.
A	12/10/73	RELEASED	—	—
B	6/3/75	PER ECN 1606	W/B	JCB




DASH NO.	L DIM
-001	25' 0"
-002	10' 0"

- NOTES:-
1. STAMP MARKING CI .19 HIGH IN WHITE INK. LOCATE APPROX AS SHOWN.
 2. INSERT KEY, ITEM 4 BETWEEN SLOTS 25/26 & 27/28 OF ITEM 2.
 3. INSTALL ITEM 10 IN CUTOUT OF ITEM 6 TO INSURE TIGHT FIT OF CABLE.
 4. TYPE PART NO. & REVISION IN BLACK ON ITEM 7.

MATERIAL SEE BOM	DWN St. Boyan 12/7/73	PRIME COMPUTER, INC. NATICK, MASS.				
UNLESS OTHERWISE SPECIFIED —REMOVE ALL BURRS AND SHARP EDGES. —DIMENSIONS ARE IN INCHES —TOLERANCES	CHK J.P. To... 4/24/75					
JXX ± .02	JXX ± .05	ANGLES ± 1/2°	USED ON NEXT ASSY	SCALE NONE SHEET 1 OF 1	DRAW. NO. C	CBL1419-XXX

WIRE LIST				COM- MENTS
FROM:	TO	BASE COLOR	STRIP COLOR	
CI-01	J1-08	BLK	—	TP
CI-02	J1-25*	WHT	—	
CI-03	J1-07	YEL	—	
CI-04	J1-25*	ORG	—	
CI-05	J1-06	GRN	—	
CI-06	J1-25*	GRY	—	
CI-07	J1-05	BLK	WHT	
CI-08	J1-25*	BLK	RED	
CI-09	J1-04	BLK	GRN	
CI-10	J1-25*	BLK	ORG	
CI-11	J1-03	BLK	YEL	
CI-12	J1-25*	BLK	BLUE	
CI-13	J1-02	WHT	BLK	
CI-14	J1-25*	WHT	RED	
CI-15	J1-01	WHT	GRN	
CI-16	J1-25*	WHT	ORG	
		WHT	BLUE	
		WHT	YEL	
		WHT	BRWN	
		WHT	GRY	
		YEL	BLK	
		YEL	RED	
		YEL	GRN	
		YEL	BLUE	
		YEL	BRWN	
		YEL	GRY	
		ORG	BLK	
		ORG	RED	
		ORG	GRN	
		ORG	BLUE	
		ORG	BRWN	
		ORG	GRY	
CI-33	J1-13	GRN	BLK	
CI-34	J1-25*	GRN	RED	
CI-35	J1-11	GRN	WHT	
CI-36	J1-25*	GRN	BLUE	
		GRN	BRWN	
		GRN	YEL	
		GRN	GRY	
		GRY	BLK	
CI-41	J1-12	GRY	RED	
CI-42	J1-25*	GRY	WHT	
		GRY	YEL	
		GRY	ORG	
			TP	

TR	DATE	REVISION	DR.	CK.
A	7/14	RELEASED		
B	2/17/75	ECN 1555	X/B	M/S
C	6/3/75	PER ECN 1606	X/B	JPL



SEE NOTE 6

11 16 SEE NOTE 3

- NOTES:-
1. STAMP MARKINGS CI, J1 .19 HIGH IN WHITE INK. LOCATE APPROX AS SHOWN.
 2. INSERT KEY, ITEM 10 BETWEEN SLOTS 25/26 & 27/28 OF ITEM 3
 3. INSTALL ITEM 11 IN CUTOUT OF ITEM 16 TO INSURE TIGHT FIT OF CABLE.
 4. TYPE PART NO. & REVISION IN BLACK ON ITEM 15
 5. ALL UNUSED WIRES ARE TO BE CUT OFF AND TERMINATED INSIDE CABLE.
 6. ALL WIRES MARKED * TO BE PIG TAILED WITH ITEM 2 AND CONNECTED TO J1-25.
 7. SEE DWG C INS 1210 FOR CABLE COILING LOCATION.
 8. FOR SIGNAL NAMES SEE LBD 1528


-XXX	DIM L	TOL
-001	10FT	± 6 IN.

MATERIAL	OWN 2/12/74 7/15/74 7-15-74	PRIME COMPUTER, INC. MATEX, MASS.
SEE BOM		CABLE RTP TO 30C
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BLANKS AND -SURF FINISH -DIMENSIONS ARE IN INCHES -TOLERANCES		SCALE NONE
		CBL 1432-XXX C

102

WIRE LIST			COM- MENTS	DUMPER	DEVICE
FROM	TO	COLOR			
C1-15	J1-3	GRN	5 WIRE CABLE		
C1-16	J1-7	BLK			
C1-33	J1-2	RED			
C1-9	J1-9	BRN			
C1-29	J1-5	WHITE			
C1-17	J2-3	GRN	5 WIRE CABLE	J2-6 TO J2-8	CENTRONICS LINE PRINTER
C1-18	J2-7	BLK		J2-8 TO J2-20	
C1-35	J2-2	RED			
C1-7	J2-9	BRN		SEE NOTES #6 & #9	
C1-27	J2-11	WHITE			
C1-11	J3-3	GRN	10 WIRE CABLE	J3-4 TO J3-5	INFOTON CRT DISPLAY
C1-39	J3-2	RED		J3-8* TO J3-20	
C1-5	J3-9	BRN		SEE NOTES #6 & #7	
C1-25	J3-8*	WHITE			
C1-19	J3-12	ORN			
C1-31	J3-11	YEL			
C1-37	**	BLU			
C1-38	J3-7*	GRAY			
C1-43	**	PURPLE			
C1-44	J3-7*	BLK			
C1-13	J4-3	GRN	5 WIRE CABLE	J4-4 TO J4-5	DOCUMENTATION CARD READER
C1-14	J4-7	BLK		J4-6 TO J4-20	
C1-41	J4-2	RED		SEE NOTE #6 & #7	
C1-1	J4-9	BRN			
C1-23	J4-6*	WHITE			

LTR	DATE	REVISION	DR.	CK.
M	5/22/73	REVISION PER ECN 1163		
B	4/3/74	REDESIGNED PER ECN 1312 & 1375		
C	7/19/74	REVISED PER ECN 1422 & 1450		
D	9/15/75	PER ECN 1628		



- NOTES:**
1. STAMP MARKINGS (C1, J1, J2, J3 & J4) .19 HIGH IN WHITE INK. POSITION APPROXIMATELY AS SHOWN.
 2. INSERT KEY (ITEM # 5) BETWEEN SLOTS 25/26 & 27/28 OF ITEM # 3.
 3. EQUIVALENT CONNECTORS MAY BE SUBSTITUTED.
 4. WRAP ITEM # 13 (TAPE) AROUND ITEMS #1 & # 2 TO PROVIDE CLAMPING ACTION WITH ITEMS #11 & # 12 AS SHOWN.
 5. TYPE PART NO & REV. IN BLACK ON ITEM # 15 AS SHOWN
 6. INSERT ITEMS # 17 (28-24) SOCKETS IN J2-6, J2-20, J3-4, J3-5, J3-20, J4-4, J4-5 & J4-20
 - * 7. PIG TAIL LEADS INDICATED * WITH ITEM # 16. USE ITEM # 17 (SOCKETS) AT J3-7 & J4-6
 8. FOR SIGNAL NAMES REFER TO L8D0549.
 - * 9. DOUBLE CRIMP WIRES IN J2-8 AS INDICATED BY *.
 - * [CRIMP NEST 24-20 (RED) IS RECOMMENDED FOR DOUBLE WIRE CRIMPS]

DASH NO.	DIM A
- 001	10 FT
- 002	30 FT

10. INSERT ITEM # 18 (RETAINER SPRING) INTO SLOTS C1-2 & C1-38.
11. TERMINATE WIRES INSIDE CABLE AT J3 CONN END. COVER ENDS WITH ITEM 20, (HEAT SHRINK TUBING).
12. WHEN ALPHA WIRE IS USED THE BROWN WIRE IS ORANGE.


MATERIAL SEE BOM	DWN JCL 12/29/72	PRIME COMPUTER, INC. NATICK, MASS.
WAS SPEC: 001	CHK D	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES: - DIMENSIONS ARE IN INCHES - TOLERANCES JXX JXXX ANGLES ±.02 ±.005 ±1/2°	ENG. APPRD	CABLE, OPT A/SOC WITH 4 EIA CONN.
USED ON NEXT ASSY 3129	SCALE NONE SHEET 1 OF 1	SIZE DWG. NO. C CBL1449-XXX D

CBL1449-XXX D

I-03

WIRE LIST				COM- MENTS
FROM:	TO	BASE COLOR	STRIP COLOR	
CI-01	J1-08	BLK	—	TP
CI-02	J1-11*	WHT	—	
CI-03	J1-07	YEL	—	
CI-04	J1-11*	ORG	—	
CI-05	J1-06	GRN	—	
CI-06	J1-11*	GRY	—	
CI-07	J1-05	BLK	WHT	
CI-08	J1-11*	BLK	RED	
CI-09	J1-04	BLK	GRN	
CI-10	J1-11*	BLK	ORG	
CI-11	J1-03	BLK	YEL	
CI-12	J1-11*	BLK	BLUE	
CI-13	J1-02	WHT	BLK	
CI-14	J1-11*	WHT	RED	
CI-15	J1-01	WHT	GRN	
CI-16	J1-11*	WHT	ORG	
		WHT	BLUE	
		WHT	YEL	
		WHT	BRWN	
		WHT	GRY	
		YEL	BLK	
		YEL	RED	
		YEL	GRN	
		YEL	BLUE	
		YEL	BRWN	
		YEL	GRY	
		ORG	BLK	
		ORG	RED	
		ORG	GRN	
		ORG	BLUE	
		ORG	BRWN	
		ORG	GRY	
CI-33	J1-14	GRN	BLK	
CI-34	J1-11*	GRN	RED	
CI-35	J1-16	GRN	WHT	
CI-36	J1-11*	GRN	BLUE	
CI-37	J1-14	GRN	BRWN	
CI-38	J1-11*	GRN	YEL	
		GRN	GRY	
		GRY	BLK	
CI-41	J1-09	GRY	RED	
CI-42	J1-11*	GRY	WHT	
CI-43	J1-17	GRY	YEL	
CI-44	J1-11*	GRY	ORG	
J1-10	J1-12	RED	JMPR	

LTR	DATE	REVISION	DR.	CK.
A	7/8/74	RELEASED	—	—
B	3/17/75	ECN 1555	J.B.	M.S.
C	4/3/75	PER ECN 1606	J.B.	J.P.



SEE NOTE 6

- NOTES -
1. STAMP MARKINGS CI, J1 .15 HIGH IN WHITE INK. LOCATE APPROX AS SHOWN.
 2. INSERT KEY, ITEM 9 BETWEEN SLOTS 25/26 & 27/28 OF ITEM 3.
 3. INSTALL ITEM 13 IN CUTOUT OF ITEM 12 TO INSURE TIGHT FIT OF CABLE.
 4. TYPE PART NO. & REVISION IN BLACK ON ITEM 17
 5. ALL UNUSED WIRES ARE TO BE CUT OFF AND TERMINATED INSIDE CABLE.
 6. ALL WIRES MARKED * TO BE PIG TAILED WITH ITEM 2 AND CONNECTED TO J1-11.
 7. SEE DWG CINS1210 FOR CABLE CODING LOCATION.
 8. FOR SIGNAL NAMES SEE LBD 1528

-XXX	DIM L	TOL
-001	10FT	± 6 IN


MATERIAL SEE BOM	DWN J.B. 5/8/74 CHK J.C. 7/14/74 ENG. M.S. 7-15-74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES XX ±.001 XXX ±.002 ANGLES ± 1/2°	USED ON NEXT ASSY	CABLE PTR TO SOC (R-6375)
SCALE NONE		SHEET 1 OF 1
CBL 1451-001 C		

V-04

CBL 1451-001 C

WIRE LIST				COM- MENTS
FROM:	TO	BASE COLOR	STRIPE COLOR	
C1-01	J3-08	BLK	—	TP
C1-02	J3-10*	WHT	—	
C1-03	J3-07	YEL	—	
C1-04	J3-10*	ORG	—	
C1-05	J3-06	GRN	—	
C1-06	J3-10*	GRY	—	
C1-07	J3-05	BLK	WHT	
C1-08	J3-10*	BLK	RED	
C1-09	J3-04	BLK	GRN	
C1-10	J3-10*	BLK	ORG	
C1-11	J3-03	BLK	YEL	
C1-12	J3-10*	BLK	BLUE	
C1-13	J3-02	WHT	BLK	
C1-14	J3-10*	WHT	RED	
C1-15	J3-01	WHT	GRN	
C1-16	J3-10*	WHT	ORG	
		WHT	BLUE	
		WHT	YEL	
		WHT	BRWN	
		WHT	GRY	
		YEL	BLK	
		YEL	RED	
		YEL	GRN	
		YEL	BLUE	
		YEL	BRWN	
		YEL	GRY	
		ORG	BLK	
		ORG	RED	
		ORG	GRN	
		ORG	BLUE	
		ORG	BRWN	
		ORG	GRY	
		GRN	BLK	
		GRN	RED	
C1-35	J3-12	GRN	WHT	
C1-36	J3-10*	GRN	BLUE	
C1-37	J3-15	GRN	BRWN	
C1-38	J3-10*	GRN	YEL	
		GRN	GRY	
		GRY	BLK	
C1-41	J3-09	GRY	RED	
C1-42	J3-10*	GRY	WHT	
C1-43	J3-11	GRY	YEL	
C1-44	J3-10*	GRY	ORG	
			TP	

LTR	DATE	REVISION	DR.	CL.
A	7/8/74	RELEASED		
B	4/3/75	PER ECO 1606	W.A.	J.R.



- NOTES:-
1. STAMP MARKINGS C1, J3 .19 HIGH IN WHITE INK. LOCATE APPROX AS SHOWN.
 2. INSERT KEY, ITEM 5 BETWEEN SLOTS 25/26 & 27/28 OF ITEM 3
 3. INSTALL ITEM 8 IN CUTOUT OF ITEM 7 TO INSURE TIGHT FIT OF CABLE.
 4. TYPE PART NO. & REVISION IN BLACK ON ITEM 17
 5. ALL UNUSED WIRES ARE TO BE CUT OFF AND TERMINATED INSIDE CABLE.
 6. ALL WIRES MARKED* TO BE PIG TAILED WITH ITEM 2 AND CONNECTED TO J3-10.
 7. SEE DWG C INS 1210 FOR CABLE CODING LOCATION.
 8. FOR SIGNAL NAMES SEE LBD 1528.

-XXX	DIM L	TOL
-101	10 FT	± 6 IN.


MATERIAL SEE BOM	DWN W. Boyan 5/14/74 CHK 7/12/74 7/15/74	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. M. Sperry APP'D RAT	CABLE, PTR TO SOC (COMBO)
DATE * 28 * 28 * 28	USED BY TERRY ABBY	SCALE NONE SHEET 1 OF 1 CBL 1451-101 B

F05

CBL 1451-101 B

WIRE LIST			COM- MENTS
FROM	TO	COLOR	
CI-07	T2	BLK	
CI-05	T1	RED	
CI-11	T4	WHT	
CI-21	T3	GRN	
CI-03	CI-01	RED	JMPR
CI-31	W1	RED	TP
CI-32	W2	BLK	
CI-37	W3	RED	
CI-39	W4	BLK	
CI-41	W5	WHT	
CI-43	W6	GRN	

LTR	DATE	REVISION	DR.	CK.
A	7/8/74	RELEASED		
B	6/3/75	PER ECN 1606	JRB	JPC
C	9/15/75	PER ECN 1628	JRB	JPC



- NOTES:-
1. STAMP MARKING CI .19 HIGH IN WHITE INK. LOCATE APPROX AS SHOWN.
 2. INSERT KEY ITEM 6 BETWEEN SLOTS 25/26 & 27/28 OF ITEM 4.
 3. INSERT RETAINER ITEM 7 INTO SLOTS 9/10, 23/24 & 35/36.
 4. INSTALL ITEM 10 IN CUTOUT OF ITEM 9 TO INSURE TIGHT FIT OF CABLE.
 5. TYPE PART NO. & REVISION IN BLACK ON ITEM 14.
 6. ALL UNUSED WIRES ARE TO BE CUT OFF AND TERMINATED INSIDE CABLE.
 7. SEE DWG C INSI210 FOR CABLE CODING LOCATION.
 8. FOR SIGNAL NAMES SEE LBD 1528
 9. WHEN ALPHA WIRE IS USED THE BROWN WIRE IS ORANGE.


-XXX	DIM L	TOL
-001	15 FT	± 6 IN.

MATERIAL SEE BOM	DWN W. Boyan 5/14/74 CHK V. Stic... 7/12/74 ENG. M. S... 7-15-74 APPRO [Signature]	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES XX .XX ANGLES ± .02 ± .005 ± 1/2°		CABLE, ASR TO SOC
USED ON NEXT ASSY	SCALE NONE SHEET 1 OF 1	SIZE DWG. NO. C CBL1453-XXX C

I/O6

WIRE LIST				
FROM	TO		COLOR	REMARKS
C1-7	T2		BLACK	
C1-5	T1		RED	
C1-11	T4		WHITE	
C1-21	T3		GREEN	
			BROWN	SEE NOTE #3
C1-3	C1-1		RED	JUMPER

M	LTR	DATE	REVISION	DR.	CK.
	A	12/21/73	BOM PER ECN 1275	JC	JC
	B	8/2/74	ITEM # 2, TITLE & P.N. PER ECN 1409	JC	JC
	C	9/15/75	PER ECN 1628	W/B	JC



PROPRIETARY RIGHTS: These drawings contain information deemed proprietary to Prime Computer, Inc. and are to be used only for the purpose for which they are submitted, and further shall not be copied in whole or in part without express written permission obtained from Prime Computer.

WHEN ALPHA WIRE IS USED THE BROWN WIRE IS ORANGE.

- NOTES:**
1. INSERT RETAINER SPRING (ITEM #5) INTO SLOTS 9/10, 31/32 & 41/42
 2. INSERT KEY (ITEM #7) BETWEEN SLOTS 25/26 & 27/28.
 3. CUT-OFF UNUSED (BROWN) WIRE AT BOTH ENDS, TERMINATE INSIDE CABLE.
 4. TYPE PART # & REV. IN BLK ON ITEM #12.


MATERIAL		DWN	PRIME COMPUTER, INC.	
SEE BOM WAS CBL0603		J.C.Z. 9/1/72	NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED		CHK	CABLE, OPTION A OR 50C	
-002	15FT ± 6IN.	JCN 8-6-74	(TO 20 MA TELETYPE OR CRT)	
-001	25FT ± 1FT.	ENG. Clark Z. Craker	EV.	
-XXX	"L" DIM.	APPD		
XX ± .02	XXX ± .003	USED ON	SCALE NONE	SIZE DWG. NO.
	ANGLES ± 1/2°	NEXT ASSY 3101-001	SHEET 1 OF 1	B CBL 1430-XXX C

IV-06-AB 3

1

M	LTR	DATE	REVISION	DR.	CK.
A		9-8-75	RELEASED	P.B.	J.E.
B		10/1/75	WIRE LIST PER ECN 1660	J.C.	R.S.

WIRE LIST		
FROM	TO	WIRE COLOR
21-01	C3-22	BLACK
02	21	WHITE
03	34	YELLOW
04	33	ORANGE
05	38	GREEN
06	37	GRAY
07	30	BLK/WHT
08	27	BLK/RED
09	26	BLK/GRN
10	25	BLK/ORG
11	12	BLK/YEL
12	11	BLK/BLU
13	20	WHT/BLK
14	19	WHT/RED
15	16	WHT/GRN
16	15	WHT/ORG
35	50	GRN/WHT
36	49	GRN/BLU
33	28	GRN/BLK
34	27	GRN/RED
41	40	GRN/BRN
C1-42	C3-39	GRN/YEL
C2-09	C3-18	WHT/BLU
10	17	WHT/YEL
11	46	WHT/BRN
12	45	WHT/GRN
13	10	YEL/BLU
14	09	YEL/RED
15	42	YEL/GRN
16	41	YEL/BLU
13	01	YEL/BRN
20	05	YEL/GRN
23	04	ORG/BLK
24	C3-05	ORG/RED
35	C2-41	BLACK #28
43	C3-14	ORG/BRN
44	3	ORG/GRN
37	36	GRA/RED
33	06	GRA/WHT
21	02	GRA/YEL
C2-39	C3-44	GRA/ORG



- NOTES**
1. STAMP MARKINGS C1, C2 & C3 IN .09 HIGH .015 WIDE CHARACTERS; LOCATE APPROX AS SHOWN.
 - 2.
 3. USE ITEM 14 FOR BLACK #28 JUMPER.
 4. INSERT KEY, ITEM 5, BETWEEN SLOTS 25/26 & 27/28 OF ITEM 2, 2 PLS.
 5. INSTALL ITEM 10 IN OUTLET OF ITEM 9 TO PREVENT SLIPPAGE OF CABLE 2 PLS.

7. CUT OFF ALL UNUSED WIRES FLUSH WITH OUTER JACKET, BOTH ENDS.
8. MARK PART NO. & REV IN BLACK ON ITEM 16.


MATERIAL SEE BOM	DWN 7-25-75 P.B. PRODUCTION	PRIME COMPUTER, INC. FRAMINGHAM, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES XX ± .02 XXX ± .005 ANGLES ± 1/2°	CHK 8/16/75 ENG. APPROD.	
USED ON 2304-901 NEXT ASSY		SCALE: 1"=1'-0" SHEET OF 1 SIZE: D DWG. NO.: 2326-901 REV. B

V-07

CB-2326-901 B

WIRE LIST			
FROM	TO	WIRE COLOR	
C1-01	J1-08	BLACK	TP
C2	27	WHITE	
03	07	YELLOW	
04	26	ORANGE	
05	06	GREEN	
08	25	GRAY	
07	05	BLK/WHT	
08	24	BLK/RED	
09	04	BLK/GRN	
10	23	BLK/ORG	
11	03	BLK/YEL	
12	22	BLK/BLU	
13	02	WHT/BLK	
14	21	WHT/RED	
15	01	WHT/GRN	
16	20	WHT/ORG	TP
33	J1-32	GRN/BLK	*
33	C2-19	GRN/BLK	
35	J1-10	GRN/WHT	TP
36	J1-29	GRN/BLU	
37	J1-11	GRN/BRN	*
37	C1-41	BLACK #28	* UNPR
41	C2-33	BLACK #28	UNPR
38	J1-30	GRN/YEL	
39	12	GRN/GRN	TP
40	31	GRA/BLK	
43	18	GRA/YEL	TP
C1-44	J1-37	GRA/ORG	
C2-17	C2-18	BLACK #28	UNPR
21	C2-33	BLACK #28	UNPR
23	J1-19	YEL/GRN	
25	09	YEL/BRN	
26	28	YEL/GRN	
27	16	ORG/BLK	
28	35	ORG/RED	
29	15	ORG/GRN	
30	34	ORG/BLU	
31	17	ORG/BRN	
32	36	ORG/GRN	
37	14	GRA/RED	TP
C2-40	J1-33	GRA/WHT	
C2-38	C2-41	BLACK #28	UNPR

M	LTR	DATE	REVISION	DR.	CK.
A		8-17-75	R2-	P.B.	J.P.
B		9-11-75	BOM REWORK	P.B.	J.P.
C		12/2/75	REVISED PER ECR 1690	J.P.	C.



- NOTES**
1. STAMP MARKINGS C1, C2 & J1 IN .19 HIGH WHITE CHARACTERS; LOCATE APPROX AS SHOWN.
 2. * INDICATES DOUBLE CRIMP, USE ITEM 4, 3 PLCS
 3. USE ITEM 17 FOR BLACK #28 CRIMPS, 4 PLCS.
 4. INSERT KEY, ITEM 5, BETWEEN SLOTS 25/26 & 27/28 OF ITEM 2, 2 PLCS.
 5. INSTALL ITEM 8 IN CUTOUT OF ITEM 7 TO PREVENT SLIPPAGE OF CABLE, 2 PLCS.
 7. CUT OFF ALL UNUSED WIRES FLUSH WITH OUTER JACKET, BOTH ENDS.
 8. MARK PART NO. 4 REV IN BLACK ON ITEM 18

V-08

MATERIAL SEE BOM	OWN 7-24-75	PRIME COMPUTER, INC. FRAMINGHAM, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES XX ± .02 XXX ± .005 ANGLES ± 1/2°	CHK 8-27-75	
CABLE ASSY SOC-VERSATEC		SCALE: 1:1 SHEET OF 1
NEXT ASSY		SIZE DWG. NO. D CB-2320-901

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>10/20/75</i> CHK. <i>J.C. 12/4/75</i> ENG. <i>M. Spoor</i> APPRD.	TITLE: SOC ASSY E.V. RTC/ALC/16 BIT BPC DMA/PIC (BPIOC)	BOM 3007 -XXX REV. B	NHA: REV. ECN CK A REL 721 B 1729 721	SHT. 1 OF 1				
STANDARD COST _____		DATE _____								
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST
			-901-	-902-	-903-	-904-	-905-	-906-		
1	D	ESA2057-901	1						PC BD SUB-ASSY, SOC, E.V.	
2	A	MEC0292	1						LABEL, MODEL & SERIAL NO.	
3	A	MEC1721-108	2						RESISTOR, CAP DIP ASSY, RC108	
4	A	MEC1720-116	1						JUMPER, DIP ASSY W116	
5	A	MEC1720-117	1						W117	
6	A	MEC1720-139	1						W139	
7	A	MEC1720-140	1						W140	
8	A	MEC1720-142	1						W142	
9	A	MEC1720-145	1						W145	
10	A	MEC1720-146	1						W146	
11	A	MEC1720-150	1						W150	
12	A	MEC1720-155	1						W155	
13	A	MEC1720-161	1						JUMPER, DIP ASSY W161	
14		ICD0026	8						74H01	
15		RES0250-102	4						RESISTOR NETWORK, 1K, 16 PIN DIP	
	C	LBD2282	REF						LOGIC BLOCK DIAGRAM	△
	A	SPC 1831	REF.						SPEC., FUNCTIONAL	

POP-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>10/20/75</i> CHK. <i>J.C. 12/4/75</i> ENG. <i>M. Spoor</i> APPRD.	TITLE: SOC ASSEMBLY E.V. RTC/AL/PTR-P DMA/PIC	BOM 3006 -XXX REV. B	NHA: REV. ECN CK A REL 721 B 1729 721	SHT. 1 OF 1				
STANDARD COST _____		DATE _____								
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST
			-901-	-902-	-903-	-904-	-905-	-906-		
1	D	ESA2057-901	1						PC BD SUB-ASSY, SOC, E.V.	
2	A	MEC0292	1						LABEL, MODEL & SERIAL NO.	
3	A	MEC1721-101	1						RESISTOR, CAP DIP ASSY RC101	
4	A	MEC1721-102	1						RESISTOR, CAP DIP ASSY RC102	
5										
6										
7	A	MEC1720-101	1						JUMPER, DIP ASSY W101	
8	A	MEC1720-102	1						W102	
9	A	MEC1720-141	1						W141	
10	A	MEC1720-143	1						W143	
11	A	MEC1720-147	1						W147	
12	A	MEC1720-151	1						W151	
13	A	MEC1720-152	1						W152	
14	A	MEC1720-157	1						W157	
15	A	MEC1720-160	1						W160	
16	A	MEC1720-163	1						JUMPER, DIP ASSY W163	
17		ICD0026	8						74H01	
18		RES0250-102	4						RESISTOR NETWORK, 1K, 16 PIN DIP	
	C	LBD2282	REF						LOGIC BLOCK DIAGRAM	△
	A	SPC 1831	REF.						SPEC., FUNCTIONAL	

POP-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>10/20/75</i> CHK. <i>J.C. 12/4/75</i> ENG. <i>M. Spoor</i> APPRD.	TITLE: SOC ASSY E.V. GOULD	BOM 3008 -XXX REV. B	NHA: REV. ECN CK A REL 721 B 1729 721 B1 1726	SHT. 1 OF 1				
STANDARD COST _____		DATE _____								
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST
			-901-	-902-	-903-	-904-	-905-	-906-		
1	D	ESA2057-901	1						PC BD SUB-ASSY, SOC, E.V.	
2	A	MEC0292	1						LABEL, MODEL & SERIAL NO.	
3	A	MEC1721-117	1						RESISTOR, CAP DIP ASSY RC117	
4	A	MEC1721-118	1						RESISTOR, CAP DIP ASSY RC118	
5	A	MEC1720-134	1						JUMPER, DIP ASSY W134	
6	A	MEC1720-135	1						W135	
7	A	MEC1720-144	1						W144	
8	A	MEC1720-146	1						W146	
9	A	MEC1720-147	1						W147	
10	A	MEC1720-148	1						W148	
11	A	MEC1720-149	1						W149	
12	A	MEC1720-151	1						W151	
13	A	MEC1720-158	1						W158	
14	A	MEC1720-163	1						JUMPER, DIP ASSY W163	
15		ICD0026	3						74H01	
16		RES0250-102	4						RESISTOR NETWORK, 1K, 16 PIN DIP	
17		ICD0029	3						74H08	
18		MEC1590-003	2						LABEL, I/O CONN IDENTIFICATION	△
	C	LBD2282	REF						LOGIC BLOCK DIAGRAM	△
	A	SPC 2517	REF.						SPEC., FUNCTIONAL	

POP-004A

SPC 2517

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>10/20/75</i> CHK. <i>J.C. 12/4/75</i> ENG. <i>M. Spoor</i> APPRD.	TITLE: SOC ASSY E.V. RTC/ALC/DMA PIC VERSATEC	BOM 3009 -XXX REV. B1	NHA: REV. ECN CK A REL 721 B 1729 721 B1 1726	SHT. 1 OF 1				
STANDARD COST _____		DATE _____								
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST
			-901-	-902-	-903-	-904-	-905-	-906-		
1	D	ESA2057-901	1						PC BD SUB-ASSY, SOC E.V.	
2	A	MEC0292	1						LABEL, MODEL & SERIAL NO.	
3	A	MEC1721-116	1						RESISTOR, CAP DIP ASSY RC116	
4	A	MEC1720-135	1						JUMPER, DIP ASSY W135	
5	A	MEC1720-134	1						W134	
6	A	MEC1720-148	1						W148	
7	A	MEC1720-151	1						W151	
8	A	MEC1720-152	1						W152	
9	A	MEC1720-153	1						W153	
10	A	MEC1720-154	1						W154	
11	A	MEC1720-156	1						W156	
12	A	MEC1720-159	1						W159	
13	A	MEC1720-162	1						JUMPER, DIP ASSY W162	
14	A	MEC1288-021	1						RESISTOR, DIP ASSY R21	
15		ICD0026	4						74H01	
16		RES0250-102	4						RESISTOR NETWORK, 1K, 16 PIN DIP	
17		ICD0029	1						74H08	
18	A	MEC1720-133	1						JUMPER, DIP ASSY W133	
19	B	MEC1590-003	2						LABEL, I/O CONN IDENTIFICATION	△
	C	LBD2282	REF						LOGIC BLOCK DIAGRAM	△
	A	SPC 2517	REF.						SPEC., FUNCTIONAL	

POP-004A

PRIME COMPUTER INC. NATICK MASS.		DWN. P.B. CHK. ENG. APPRD.	TITLE: SOC-GOULD ASSY	BOM 3008 -XXX			REV. D
STANDARD COST		DATE	W.W.	NHA:	SHT. 1 OF 4		
ITEM	SIZE	PART NUMBER	QUANTITY	DESCRIPTION	STANDARD COST		
1	D	MEC 2027-001	1	P.C. BOARD SOCKET ASSY			
2	C	MEC 0587	1	STIFFENER ASSY			
3		MEC 0356	5	WASHER, FIBRE			
4	A	MEC 0412	4	STANDOFF, PIN FIELD GUARD			
5	C	MEC 0270	1	PINFIELD GUARD			
6		MEC 0303-005	5	SCREW, BD HD *4-40 X 5/16 LG			
7		MEC 0309-004	10	SCREW, RD HD NYLON *4-40 X 3/16 LG			
8		MEC 0388-002	5	NUT, SELF LOCKING			
9		RES 0250-153	2	RESISTOR NETWORK 15K			
10		RES 0250-471	2	RESISTOR NETWORK 470Ω			
11		RES 0250-102	3	RESISTOR NETWORK 1K			
12	A	MEC 1721-105	1	RESISTOR, CAP DIP ASSY RC105			
13	A	MEC 1721-106	1	RESISTOR, CAP DIP ASSY RC106			
14		ICD 0025	11	74H00			
15		ICD 0026	4	74H01			
16		ICD 0028	17	74H04			
17		ICD 0029	9	74H08			
18		ICD 0030	4	74H10			
19		ICD 0031	7	74H11			
20		ICD 0033	3	74H20			
21		ICD 0034	4	74H21			
22		ICD 0035	2	74H30			

PRIME COMPUTER INC. NATICK MASS.		DWN. P.B. CHK. ENG. APPRD.	TITLE: SOC-GOULD ASSY	BOM 3008 -XXX			REV. D
STANDARD COST		DATE	W.W.	NHA:	SHT. 2 OF 4		
ITEM	SIZE	PART NUMBER	QUANTITY	DESCRIPTION	STANDARD COST		
23		ICD 0036	4	74H50			
24		ICD 0039	3	74H52			
25		ICD 0040	4	74H53			
26		ICD 0043	4	74H74			
27		ICD 0046	1	74H106			
28		ICD 0047	1	74150			
29		ICD 0048	2	74151			△
30		ICD 0049	9	74153			
31		ICD 0050	5	74155			
32		ICD 0051	16	74157			
33		ICD 0052	6	74161			
34		ICD 0053	14	74174			
35		ICD 0054	17	74175			
36		ICD 0058	4	7442			
37		ICD 0059	1	8094			
38		ICD 0060	6	8262			
39		ICD 0062	7	9602			
40		ICD 0067	2	1488			
41		ICD 0068	3	1489			
42		ICD 0069	2	7432			
43		ICD 0072	11	745112			
44		ICD 0083	1	74158			

PRIME COMPUTER INC. NATICK MASS.		DWN. P.B. CHK. ENG. APPRD.	TITLE: SOC-GOULD ASSY	BOM 3008 -XXX			REV. D
STANDARD COST		DATE	W.W.	NHA:	SHT. 3 OF 4		
ITEM	SIZE	PART NUMBER	QUANTITY	DESCRIPTION	STANDARD COST		
45		ICD 0112	7	8095			
46		ICD 0113	1	7438			
47		ICD 0186	1	74154			
48		ICD 0191	14	7408			
49		ICD 0194	11	7400			
50		ICD 0195	6	7404			
51		ICD 0196	3	7410			
52		ICD 0198	1	7420			
53		ICD 0201	25	7474			△
54		ICD 0215	2	74H55			
55		ICD 0582	4	8225			
56		ICD 0664	2	7414			
57		ICD 1253	1	PSAR (PR1472B)			
58		ICD 1254	1	PSAT (PT1482B)			
59		ICD 1681	4	7497			
60		ICD 0027	1	7402			
61		ICD 1760	2	745253			
62		ICD 0185	1	74148			
63		ICD 0044	1	7486			
64	A	MEC 1721-107	1	RESISTOR CAP ASSY RC107			
65		ICD 0079	2	82562			
66	A	MEC 1721-117	1	RESISTOR CAP ASSY RC117			

PRIME COMPUTER INC. NATICK MASS.		DWN. P.B. CHK. ENG. APPRD.	TITLE: SOC-GOULD ASSY	BOM 3008 -XXX			REV. D
STANDARD COST		DATE	W.W.	NHA:	SHT. 4 OF 4		
ITEM	SIZE	PART NUMBER	QUANTITY	DESCRIPTION	STANDARD COST		
67	A	MEC 1720-131	1	JUMPER DIP ASSY W131			
68	A	MEC 1720-134	1	JUMPER DIP ASSY W134			
69	A	MEC 1720-135	1	JUMPER DIP ASSY W135			
70	A	MEC 1720-136	1	JUMPER DIP ASSY W136			
71	A	MEC 1720-137	1	JUMPER DIP ASSY W137			
72	A	MEC 1720-138	1	JUMPER DIP ASSY W138			
73	A	MEC 1264-010	2	JUMPER DIP ASSY W-10			
74	A	MEC 1721-118	1	RESISTOR CAP ASSY RC118			
75	A	MEC 0292	1	LABEL, MODEL & SERIAL NO.			
76	B	MEC 2370-001	1	LABEL, ECN LOG			△
77	B	MEC 1590-003	2	LABEL, I/O CONN. IDENTIFICATION			△

PRIME COMPUTER INC. NATICK MASS.		DWN. J.B. 5/30/75 CHK. J.P. 5/30/75 ENG. J.P. 5/30/75 APPRD.	TITLE: VERSATEC SOC ASSEMBLY RTC/ALC/DMA/PIC	W.W. BOM 3009-XXX REV. D	NHA: REV. ECN CK REV. ECN CK A 1106 1723 1727 B 1643 1726 1727 C 1726 1727 1727 D 1727 1727 1727
STANDARD COST _____ DATE _____		WW			
ITEM	SIZE	PART NUMBER	QUANTITY	DESCRIPTION	STANDARD COST
1	D	MEC 2027-001	1	P.C. BOARD SOCKET ASSY.	
2	C	MEC 0587	1	STIFFENER ASSY.	
3		MEC 0356	5	WASHERS, IRRE	
4	A	MEC 0412	4	STANDOFF, PIN FIELD GUARD	
5	C	MEC 0270	1	MINIFIELD GUARD	
6		MEC 0303-005	5	SCREW, BU HD *4 40 X 5/16 LG	
7		MEC 0303-004	10	SCREW, RD HD NYLON *4 40 X 5/16 LG	
8		MEC 0303-002	5	NU7. SELF LOCKING	
9		RES 0250-152	2	RESISTOR NETWORK 15K	
10		RES 0250-471	2	RESISTOR NETWORK 470Ω	
11		RES 0250-102	3	RESISTOR NETWORK 1K	
12	A	MEC 1721-105	1	RESISTOR, CAP DIP ASSY RC105	
13	A	MEC 1721-106	1	RESISTOR, CAP DIP ASSY RC106	
14		ICD 0025	11	74H00	
15		ICD 0026	5	74H01	
16		ICD 0028	17	74H04	
17		ICD 0029	7	74H08	
18		ICD 0030	4	74H10	
19		ICD 0031	7	74H11	
20		ICD 0033	3	74H20	
21		ICD 0034	4	74H21	
22		ICD 0035	2	74H30	

PRIME COMPUTER INC. NATICK MASS.		DWN. J.B. 5/30/75 CHK. ENG. APPRD.	TITLE: VERSATEC SOC ASSEMBLY	BOM 3009-XXX REV. D	NHA: REV. ECN CK REV. ECN CK A 1106 1723 1727 B 1643 1726 1727 C 1726 1727 1727 D 1727 1727 1727
STANDARD COST _____ DATE _____		WW			
ITEM	SIZE	PART NUMBER	QUANTITY	DESCRIPTION	STANDARD COST
45		ICD 0112	7	8095	
46		ICD 0113	1	7438	
47		ICD 0186	1	74154	
48		ICD 0191	14	7408	
49		ICD 0194	11	7400	
50		ICD 0195	6	7404	
51		ICD 0196	3	7410	
52		ICD 0198	1	7420	
53		ICD 0201	25	7474	△
54		ICD 0215	2	74H55	
55		ICD 0582	4	8225	
56		ICD 0664	2	7414	
57		ICD 1253	1	PSAR (PR1472B)	
58		ICD 1254	1	PSAT (PT1482B)	
59		ICD 1681	4	7497	
60		ICD 0027	1	7402	
61		ICD 1760	2	745253	
62		ICD 0185	1	74148	
63		ICD 0044	1	7486	
64		MEC 1721-107	1	RESISTOR CAP ASSY RC107	
65		ICD 0079	2	82562	
66	A	MEC 1264-014	1	JUMPER DIP ASSY W14	

PRIME COMPUTER INC. NATICK MASS.		DWN. J.B. 5/30/75 CHK. ENG. APPRD.	TITLE: VERSATEC SOC ASSEMBLY	BOM 3009-XXX REV. D	NHA: REV. ECN CK REV. ECN CK A 1106 1723 1727 B 1643 1726 1727 C 1726 1727 1727 D 1727 1727 1727
STANDARD COST _____ DATE _____		WW			
ITEM	SIZE	PART NUMBER	QUANTITY	DESCRIPTION	STANDARD COST
23		ICD 0038	4	74H50	
24		ICD 0039	3	74H52	
25		ICD 0040	4	74H53	
26		ICD 0043	4	74H74	
27		ICD 0046	1	74H106	
28		ICD 0047	1	74150	
29		ICD 0048	2	74151	△
30		ICD 0049	9	74153	
31		ICD 0050	5	74155	
32		ICD 0051	16	74157	
33		ICD 0052	6	74161	
34		ICD 0053	14	74174	
35		ICD 0054	17	74175	
36		ICD 0058	4	7442	
37		ICD 0059	1	8094	
38		ICD 0060	6	8262	
39		ICD 0062	7	9602	
40		ICD 0067	2	1488	
41		ICD 0068	3	1489	
42		ICD 0069	2	7492	
43		ICD 0072	11	743112	
44		ICD 0083	1	74158	

PRIME COMPUTER INC. NATICK MASS.		DWN. J.B. 5/30/75 CHK. ENG. APPRD.	TITLE: VERSATEC SOC ASSEMBLY	BOM 3009-XXX REV. D	NHA: REV. ECN CK REV. ECN CK A 1106 1723 1727 B 1643 1726 1727 C 1726 1727 1727 D 1727 1727 1727
STANDARD COST _____ DATE _____		WW			
ITEM	SIZE	PART NUMBER	QUANTITY	DESCRIPTION	STANDARD COST
67	A	MEC 1264-010	1	JUMPER DIP ASSY W10	
68	A	MEC 1288-021	1	RESISTOR DIP ASSY R21	
69	A	MEC 1720-131	2	JUMPER DIP ASSY W131	
70	A	MEC 1720-132	1	JUMPER DIP ASSY W132	
71	A	MEC 1720-133	1	JUMPER DIP ASSY W133	
72	A	MEC 1720-134	1	JUMPER DIP ASSY W134	
73	A	MEC 1720-135	1	JUMPER DIP ASSY W135	
74	A	MEC 1720-107	1	JUMPER DIP ASSY W107	
75	A	MEC 1721-116	1	RESISTOR CAP ASSY RC116	
76	A	MEC 0292	1	LABEL, MODEL & S.N.	△
77	B	MEC 2370-001	1	LABEL, ECN LOG	△
78	B	MEC 1590-003	2	LABEL, I/O CONN. IDENTIFICATION	△
	D	L8D1528	REF	LOGIC BLOCK DIAGRAM	

PRIME COMPUTER INC. NATICK MASS.		DWN. <i>N.A.B. 2/2/74</i>		TITLE: SOC SUB ASSEMBLY		BOM MEC 2036-XXX			REV. G		
		CHK. <i>J.P. 2/14/74</i>				NHA: 3006/3007			SHT. 1 OF 1		
		ENG. M.S. 7-15-74				REV. A	ECN	CK	REV. E	ECN	CK
		APPRD. <i>[Signature]</i>				B 1459/1461	F 1626	MS	C 1523/1524	F 1651	MS
STANDARD COST _____		DATE _____		WW		D 1548	MS	G 1727	KT		
ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-001	-002	-003	-004	-005	-006	-007		
1	D	MEC 2027-001	1							P.C. BOARD SOCKET ASSY	
2	C	MEC 0587	1							STIFFENER ASSY	
3		MEC 0356	5							WASHER, FIBRE	
4	A	MFC 0412	4							STANDOFF, PIN FIELD GUARD	
5	C	MEC 0270	1							PINFIELD GUARD	
6		MEC 0303-005	5							SCREW, BD HD #4-40 X 5/16 LG	
7		MEC 0303-004	10							SCREW, RD HD NYLON #4-40 X 3/4 LG	
8		MEC 0389-001	5							NUT, SELF LOCKING	
9		RES 0250-153	2							RESISTOR NETWORK 15K	
10		RES 0250-471	2							RESISTOR NETWORK 470Ω	
11		RES 0250-102	3							RESISTOR NETWORK 1K	
12	A	MEC 1721-105	1							RESISTOR, CAP DIP ASSY RC105	
13	A	MEC 1721-106	1							RESISTOR, CAP DIP ASSY RC106	
14		ICD 0025	11							74H00	
15		ICD 0026	9							74H01	
16		ICD 0028	17							74H04	
17		ICD 0029	6							74H08	
18		ICD 0030	4							74H10	
19		ICD 0031	7							74H11	
20		ICD 0033	3							74H20	
21		ICD 0034	4							74H21	
22		ICD 0035	2							74H30	△

POP-004A

PRIME COMPUTER INC. NATICK MASS.		DWN. <i>N.A.B. 2/2/74</i>		TITLE: SOC SUB ASSEMBLY		BOM MEC 2036-XXX			REV. G		
		CHK.				NHA:			SHT. 1 OF 1		
		ENG.				REV.	ECN	CK	REV.	ECN	CK
		APPRD.									
STANDARD COST _____		DATE _____		WW							
ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-001	-002	-003	-004	-005	-006	-007		
45		ICD 0112	7							8095	
46		ICD 0113	1							7438	
47		ICD 0186	1							74154	
48		ICD 0191	14							7408	
49		ICD 0194	11							7400	
50		ICD 0195	6							7404	
51		ICD 0196	3							7410	
52		ICD 0198	1							7420	
53		ICD 0201	24							7474	
54		ICD 0215	2							74H55	
55		ICD 0582	4							8225	
56		ICD 0664	2							7414	
57		ICD 1253	1							PSAR (PR1472B)	
58		ICD 1254	1							PSAT (PT1482B)	
59		ICD 1681	4							7497	
60		ICD 0027	1							7402	
61		ICD 1760	2							745253	
62		ICD 0185	1							74148	△
63		ICD 0044	1							7486	
64		MEC 1721-107	1							RESISTOR CAP ASSY RC107	
65		ICD 0079	2							82562	△
66	B	MEC 2370-001	1							LABEL, ECN LOG	△


POP-004A

PRIME COMPUTER INC. NATICK MASS.		DWN. <i>N.A.B. 2/2/74</i>		TITLE: SOC SUB ASSEMBLY		BOM MEC 2036-XXX			REV. G		
		CHK.				NHA:			SHT. 1 OF 1		
		ENG.				REV.	ECN	CK	REV.	ECN	CK
		APPRD.									
STANDARD COST _____		DATE _____		WW							
ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-001	-002	-003	-004	-005	-006	-007		
23		ICD 0038	4							74H50	
24		ICD 0039	3							74H52	
25		ICD 0040	4							74H53	
26		ICD 0043	4							74H74	
27		ICD 0046	1							74H106	
28		ICD 0047	1							74150	
29		ICD 0048	1							74151	△
30		ICD 0049	9							74153	
31		ICD 0050	5							74155	
32		ICD 0051	16							74157	
33		ICD 0052	6							74161	△ △
34		ICD 0053	14							74174	△ △
35		ICD 0054	17							74175	
36		ICD 0058	4							7442	
37		ICD 0059	1							8094	
38		ICD 0060	6							8262	△
39		ICD 0062	7							9602	
40		ICD 0067	2							1488	
41		ICD 0068	3							1489	
42		ICD 0069	2							7432	
43		ICD 0072	11							745112	
44		ICD 0083	1							74158	

POP-004A

LTR A	DATE 12/15/75	REVISION RELEASED	DR. H.T. 782	CK H.T. 782
----------	------------------	----------------------	-----------------	----------------

Installation Procedure
The Versatec cable connector locking mechanism must be changed to accommodate the screwlock assembly supplied with this cable, in this kit. To accomplish this, the locking latch assembly (see detail A) must be removed and replaced by the screwlock assemblies supplied.



DETAIL A

PRIME COMPUTER INC.
NATICK, MASS.

VERSATEC CABLE
INSTALLATION DRAWING.

DWN. 12/12/75
CHK. J.P. 12/15/75
ENG. J.P. 12/15/75
APPRD. J.P. 12/15/75

MATERIAL
UNLESS OTHERWISE SPECIFIED
-REMOVE ALL BURRS AND
-DIMENSIONS ARE IN INCHES
-TOLERANCES
±.02 ±.005 ANGLES
±1/2°

USED ON CBL 2390-XXX SCALE NONE
NEXT ASSY KIT 2432-901 SHEET 1 OF 1

PRIME COMPUTER INC. NATICK, MASS.		DWN. E.B. 7-25-75	TITLE: CABLE ASSY SOC-GOULD		BOM CBL 2326 -XXX		REV. B				
		CHK. J.P. 9/17/75			NHA: 3008-901 SHT. 1 OF 1		REV. ECN CK REV. ECN CK	A REL A	B 1660 23		
		ENG. J.P. 8/17/75									
		APPRD. J.P. 8/17/75									
STANDARD COST		DATE									
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST	
			-901-	-002-	-003-	-004-	-005-	-006-			-007-
1		WIR1420	50'							CABLE, 22 T.P. #28 COLOR CODED	
2	B	CON0019	2							CONNECTOR HOUSING, 44 PIN	
3		CON0163	82							CONTACT, CRIMP 28-24 AWG	
4											
5		CON0210	2							KEY, POLARIZING	
6	B	MEC1236-001	2							BRACKET, CABLE CLAMP	
7		MEC0407	4							EYELET, FLAT FLANGE	
8	A	MEC0311-001	4							SCREW, CAPTIVE	
9	B	MEC1237-001	2							BLOCK, CABLE CLAMP	
10		MEC0420-001	A/R							TAPE, DOUBLE COATED, 3/8W	
11		CON0205-025	1							CONNECTOR HOUSING, 50 PIN	
12		MEC0159-009	.5'							TUBING, HT. SHR. 3/4 ID	
13		MEC0540-006	2'							SLVG, INSUL 3/16 ID	
14		WIR0241-001	2"							WIRE, STRANDED, #28 BLK	
15		MEC0182-002	1							CABLE TIE	
16	A	MEC0421	1							MARKER, CABLE	

PRIME COMPUTER INC. NATICK, MASS.		DWN. P.B. 9-11-75	TITLE: CABLE ASSY SOC-VERSATEC		BOM CBL 2320-XXX		REV. C				
		CHK. J.P. 12/15/75			NHA: 3009 SHT. 1 OF 1		REV. ECN CK REV. ECN CK	A REL JCL	B REDWN JCL	C 1690 SH	
		ENG. K. 12/15/75									
		APPRD. J.P. 12/15/75									
STANDARD COST		DATE									
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST	
			-901-	-002-	-003-	-004-	-005-	-006-			-007-
1		WIR1420	50'							CABLE, 22 T.P. #28 COLOR CODED	
2	B	CON0019	2							CONNECTOR HOUSING, 44 PIN	
3		CON0163	44							CONTACT, CRIMP 28-24 AWG	
4		CON0251	3							CONTACT CRIMP, 24-20 AWG	
5		CON0210	2							KEY, POLARIZING	
6	B	MEC1236-001	2							BRACKET, CABLE CLAMP	
7	B	MEC1237-001	2							BLOCK, CABLE CLAMP	
8		MEC0420-001	A/R							TAPE, DOUBLE COATED 3/8W	
9		MEC0407-001	4							EYELET, FLAT FLANGE	
10		CON0228-037	1							CONNECTOR HOUSING	
11		CON0543-037	1							CONNECTOR, 37 PIN J1	
12		CON0544-002	36							CONTACT, CRIMP, SOCKET, 24-28 AWG	
13		MEC0312	1							MALE SCREW RETAINER KIT	
14		MEC0311-001	4							SCREW, CAPTIVE	
15		MEC0540-006	1.5'							SLVG, INSUL. PVC 5/16 I.D.	
16		MEC0159-005	.5'							SLVG, INSUL. H.S. 3/8 I.D.	
17		WIR0241-001	3'							WIRE, STRANDED, #28 BLK	
18	A	MEC0421	1							MARKER, CABLE	
19		KIT 2432-901	1							KIT, VERSATEC CABLE INSTALLATION	

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. J.P. 12/15/75	TITLE: KIT, VERSATEC CABLE INSTALLATION		BOM KIT 2432 -XXX		REV. A				
		CHK. J.P. 12/15/75			NHA: CBL 2320-901 SHT. 1 OF 1		REV. ECN CK REV. ECN CK	A REL JCL	B 1690 SH		
		ENG. J.P. 12/15/75									
		APPRD. J.P. 12/15/75									
STANDARD COST		DATE									
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST	
			-901-	-002-	-003-	-004-	-005-	-006-			-007-
1		MEC0389	1							NUT, SCREWLOCK KIT (FEMALE)	
2		MEC0182-002	1							CABLE TIE	
3	A	INS 2433	1							VERSATEC CABLE INSTALLATION DWS	
4		REF	1							PLASTIC FILM BAG	